TC1320EUATR Microchip Technology, TC1320EUATR Datasheet - Page 7

• Manufacturer Part Number: TC1320EUATR
• Description: IC,D/A CONVERTER,SINGLE,8-BIT,TSSOP,8PIN
• Manufacturer: Microchip Technology

Specifications of TC1320EUATR

• Rohs Compliant: YES
• Settling Time: 10µs
• Number Of Bits: 8
• Data Interface: I²C
• Number Of Converters: 1
• Voltage Supply Source: Single Supply
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 8-MSOP, Micro8™, 8-uMAX, 8-uSOP,
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Power Dissipation (max): -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

4.0
The Serial Clock input (SCL) and bi-directional data
port (SDA) form a 2-wire bi-directional serial port for
programming and interrogating the TC1320. The
following conventions are used in this bus architecture:
TABLE 4-1:
All transfers take place under control of a host, usually
a CPU or microcontroller, acting as the Master, which
provides the clock signal for all transfers. The TC1320
always operates as a Slave. The serial protocol is illus-
trated in Figure 3-1. All data transfers have two phases;
all bytes are transferred MSB first. Accesses are initi-
ated by a START condition (START), followed by a
device address byte and one or more data bytes. The
device address byte includes a Read/Write selection
bit. Each access must be terminated by a STOP Con-
dition (STOP). A convention called Acknowledge
(ACK) confirms receipt of each byte. Note that SDA can
change only during periods when SCL is LOW (SDA
changes while SCL is HIGH is reserved for START and
STOP Conditions).
©
Transmitter The device sending data to the bus.
Receiver
Master
Slave
START
STOP
ACK
Busy
Not Busy
Data Valid
2002 Microchip Technology Inc.
Term
SERIAL PORT OPERATION
The device receiving data from the bus.
The device which controls the bus: initiating
transfers (START), generating the clock, and
terminating transfers (STOP).
The device addressed by the master.
A unique condition signaling the beginning of
a transfer indicated by SDA falling
(High - Low) while SCL is high.
A unique condition signaling the end of a
transfer indicated by SDA rising (Low - High)
while SCL is high.
A Receiver Acknowledges the receipt of each
byte with this unique condition. The Receiver
drives SDA low during SCL high of the ACK
clock pulse. The Master provides the clock
pulse for the ACK cycle.
Communication is not possible because the
bus is in use.
When the bus is IDLE, both SDA and SCL will
remain high.
The state of SDA must remain stable during
the High period of SCL in order for a data bit
to be considered valid. SDA only changes
state while SCL is low during normal data
transfers. (See START and STOP conditions.)
TC1320 SERIAL BUS
CONVENTIONS
Explanation
4.1
The TC1320 continuously monitors the SDA and SCL
lines for a START condition (a HIGH to LOW transition
of SDA while SCL is HIGH), and will not respond until
this condition is met.
4.2
Immediately following the START Condition, the host
must transmit the address byte to the TC1320. The
7-bit SMBus address for the TC1320 is 1001000. The
7-bit address transmitted in the serial bit stream must
match for the TC1320 to respond with an Acknowledge
(indicating the TC1320 is on the bus and ready to
accept data). The eighth bit in the Address Byte is a
Read/Write bit. This bit is a 1 for a read operation, or 0
for a write operation. During the first phase of any
transfer, this bit will be set = 0 to indicate that the
command byte is being written.
4.3
Acknowledge (ACK) provides a positive handshake
between the host and the TC1320. The host releases
SDA after transmitting eight bits, then generates a ninth
clock cycle to allow the TC1320 to pull the SDA line
LOW to Acknowledge that it successfully received the
previous eight bits of data or address.
4.4
After a successful ACK of the address byte, the host
must transmit the data byte to be written, or clock out
the data to be read. (See the appropriate timing dia-
grams.) ACK will be generated after a successful write
of a data byte into the TC1320.
4.5
Communications must be terminated by a STOP con-
dition (a LOW to HIGH transition of SDA while SCL is
HIGH). The STOP Condition must be communicated
by the transmitter to the TC1320. Refer to Figure 4-1,
Timing Diagrams for serial bus timing.
START Condition (START)
Address Byte
Acknowledge (ACK)
Data Byte
STOP Condition (STOP)
TC1320
DS21386B-page 7