AD1893JNZ Analog Devices Inc, AD1893JNZ Datasheet - Page 14

• Manufacturer Part Number: AD1893JNZ
• Manufacturer: Analog Devices Inc

Specifications of AD1893JNZ

• Lead Free Status / RoHS Status: Compliant

AD1893
Some applications using multiple AD1893s may desire to use
the same master clock frequency for all the SamplePorts, sup-
plied by a single crystal. The crystal output can be buffered with
a 74HCXX gate and distributed to the other XTAL_I inputs, as
shown in Figure 10.
Power-Down Mode
The AD1893 includes a power-down control input pin
PWRDWN. This control signal is active HI, and puts the
AD1893 in an inactive state with very low power dissipation.
The PWRDWN pin should be connected LO when normal
operation of the AD1893 is desired.
Control Signals
The SETLSLW, BKPOL_I, BKPOL_O, MODE0_I, MODE1_I,
MODE0_O and MODE1_O inputs are asynchronous signals in
that they need obey no particular timing relation to the crystal
frequency or the sample clocks. Ordinarily, these pins are hard-
wired or connected to an I/O register for microprocessor control.
The only timing requirement on these pins is that the control
signals are stable and valid before the first serial input data bit
(i.e., the MSB) is presented to the AD1893.
Reset
Figure 27 shows the reset timing for the AD1893 SamplePort. A
crystal (or resonator) must be connected to the AD1893 when
RESET is asserted, and the bit clocks, the word clocks and the
left/right clocks may also be running. When the AD1893 comes
out of reset, it defaults to a F
pipeline is not cleared. However, the mute output goes HI for at
least 128 cycles, adequate to allow the pipeline to clear. If F
differs significantly from F
servo control loop also has to settle. While settling, the mute
output will be HI. After the external system resets the AD1893,
it should wait until the mute output goes LO before clocking in
serial data.
There is no requirement for using the RESET pin at power-up
or when the input or output sample rate changes. If it is not
used, the AD1893 will settle to the sample clocks supplied within
mode.
APPLICATION ISSUES
Dither
Due to the large output word length, no redithering of the
AD1893 output is necessary. This assumes that the input is
properly dithered and the user retains the same or greater num-
ber of output bits as there are input bits. The AD1893 output
bit stream may thus be used directly as the input to downstream
digital audio processors, storage media or output devices.
200 ms in fast-settling mode or within 800 ms in slow-settling
Figure 10. Buffered 16 MHz Crystal Connection
20pF
XTAL_I
16MHz
AD1893
XTAL_O
SOUT
15pF
SIN
, then the AD1893 sample clock
to F
74HC DEVICE
SOUT
ratio of 1:1. The filter
TO XTAL_I
INPUTS
SIN
–14–
If the AD1893 is to be used to dramatically downsample (i.e.,
output sample frequency is much lower than input sample fre-
quency), the input should be sufficiently dithered to account for
the limiting of the input signal bandwidth (which reduces the
rms level of the input dither). No dither is internally used or
applied to the audio data in the AD1893 SamplePort.
Decoupling and PCB Layout
The AD1893 ASRC has two power and two ground connections to
minimize output switching noise and ground bounce. (Pins 14
[DIP] and 16 [LQFP] are actually control inputs, and should be
tied LO, but need not be decoupled.) The DIP version places
the power and ground pins at the center of the device to optimize
switching performance. The AD1893 should be decoupled
with two high quality 0.1 F or 0.01 F ceramic capacitors
(preferably surface mount chip capacitors, due to their low in-
ductance), one between each V
layout and interconnect guidelines should be followed. This may
include terminating the bit clocks or the left/right clocks if exces-
sive overshoot or undershoot is evident and avoiding parallel
PCB traces to minimize digital crosstalk between clocks and
control lines. Note that DIP and LQFP sockets reduce elec-
trical performance due to the additional inductance they
impose; sockets should therefore be used only when required.
Master Clock
Using a 16 MHz crystal, the nominal range of sample frequencies
that the AD1893 accepts is from 8 kHz to 56 kHz. Other
sample frequency ranges are possible by linearly scaling the
crystal frequency. For example, a 12 MHz crystal would yield a
sample frequency range of 6 kHz to 42 kHz. The approximate
relative upper bound sample frequency is the crystal frequency
divided by 286; the approximate relative lower bound sample
frequency is the crystal frequency divided by 2000. The audio
performance will not degrade if the sample frequencies are kept
within these bounds. The AD1893 SamplePort is production
tested at 16 MHz. Note that due to finite register length con-
straints, there is a minimum input sample frequency (LR_I).
The allowable input and output sample frequency ranges for
crystal frequencies of 16 MHz and 12 MHz are shown in Figures
11 and 12.
Figure 11. Allowable Input and Output Sample Frequencies
F
CRYSTAL
80
72
64
56
48
40
32
24
16
8
0
0
8kHz
= 16 MHz Case
8
56kHz
16
24
UPSAMPLING
32
F
F
SIN
SIN
DOWNSAMPLING
/F
40
– kHz
SOUT
DD
48
= 1/2
/GND pair. Best practice PCB
56
56kHz
64
F
72
SIN
/F
SOUT
80
F
SIN
= 1/1
/F
SOUT
REV. A
= 2/1