CY7C429-10PC Cypress Semiconductor Corp, CY7C429-10PC Datasheet

Page 1

... Read enable (R) and write enable (W) must both be HIGH during retransmit, and then R is used to access the data. The CY7C419, CY7C420, CY7C421, CY7C424, CY7C425, CY7C428, CY7C429, CY7C432, and CY7C433 are fabricated using an advanced 0.65-micron P-well CMOS technology. Input ESD protection is greater than 2000V and latch up is prevented by careful layout and guard rings. – ...

Page 2

Logic Block Diagram Pin Configurations Figure 1. 32-Pin PLCC/LCC (Top View 323130 FL/ ...

Page 3

Maximum Rating Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage Temperature ................................. –65 Ambient Temperature with Power Applied.. –55 Supply Voltage to Ground Potential................–0.5V to +7.0V DC Voltage Applied to ...

Page 4

Electrical Characteristics [3] Over the Operating Range Parameter Description I Operating Current CC I Operating Current CC1 I Standby Current SB1 I Power Down Current SB2 Capacitance Tested initially and after any design or process changes that may affect these ...

Page 5

Switching Characteristics [6, 7] Over the Operating Range Parameter Description t Read Cycle Time RC t Access Time A t Read Recovery Time RR t Read Pulse Width PR [,8] t Read LOW to Low Z LZR [8,9] t Data ...

Page 6

Switching Characteristics [6, 7] Over the Operating Range (continued) Parameter Description t Read Cycle Time RC t Access Time A t Read Recovery Time RR t Read Pulse Width PR [,8] t Read LOW to Low Z LZR [8,9] t ...

Page 7

Switching Waveforms LZR Q – – [10 HALF FULL Notes 10. W and R ≥ V around the rising ...

Page 8

Switching Waveforms (continued) Figure 7. Last Write to First Read Full Flag LAST WRITE WFF FF Figure 8. Last Read to First Write Empty Flag LAST READ REF VALID DATA OUT ...

Page 9

Switching Waveforms (continued) Figure 10. Empty Flag and Read Data Flow-through Mode DATA DATA OUT Figure 11. Full Flag and Write Data Flow-through Mode DATA DATA OUT DATA VALID Document ...

Page 10

Switching Waveforms (continued) WRITE TO LAST PHYSICAL LOCATION OF DEVICE XOL [14 – READ FROM LAST PHYSICAL LOCATION OF DEVICE XOL [14 ...

Page 11

Architecture The CY7C419, CY7C420/1, CY7C424/5, CY7C432/3 FIFOs consist of an array of 256, 512, 1024, 2048, 4096 words of 9 bits each (implemented by an array of dual-port RAM cells), a read pointer, a write pointer, control signals (W, R, ...

Page 12

Use of the Empty and Full Flags To achieve maximum frequency, the flags must be valid at the beginning of the next cycle. However, because they can be updated by either edge of the read or write signal, they must ...

Page 13

Ordering Information Speed (ns) Ordering Code 10 CY7C421–10AC CY7C421–10JC CY7C421–10JXC CY7C421–10PC CY7C421–10VC 15 CY7C421–15AC CY7C421–15AXC CY7C421–15JC CY7C421–15JI CY7C421–15VI 20 CY7C421–20JC CY7C421–20JXC CY7C421–20PC CY7C421–20VC CY7C421–20VXC CY7C421–20JI CY7C421–20JXI 25 CY7C421–25JC CY7C421–25PC CY7C421–25VC CY7C421–25JI CY7C421–25PI 30 CY7C421–30JC CY7C421–30PC CY7C421–30JI 40 CY7C421–40JC CY7C421–40PC CY7C421–40VC ...

Page 14

Package Diagrams Figure 14. 32-Pin Thin Plastic Quad Flat Pack, 51-85063 Figure 15. 32-Pin Plastic Leaded Chip Carrier, 51-85002 Document #: 38-06001 Rev. *D CY7C419/21/25/29/33 51-85063-*B 51-85002-*B Page [+] Feedback [+] Feedback [+] Feedback ...

Page 15

Package Diagrams 14 15 0.140[3.55] 0.190[4.82] 0.115[2.92] 0.160[4.06] 0.090[2.28] 0.110[2.79] (LEAD #1, 14, 15 & 28) Figure 17. 28-Pin (300-Mil) Molded SOJ, 51-85031 DIMENSIONS IN INCHES 14 15 0.697 0.713 A 0.050 TYP. Document #: 38-06001 Rev. *D Figure 16. ...

Page 16

... CY7C419–10JXC, CY7C419–15JXC, CY7C419-15VXC, CY7C421–10JXC, CY7C421–15AXC, CY7C421–20JXC, CY7C421–20VXC, CY7C425–10AXC, CY7C425–10JXC, CY7C425–15JXC, CY7C425–20JXC, CY7C425–20VXC, CY7C429–10AXC, CY7C429–15JXC, CY7C429–20JXC, CY7C433–10AXC, CY7C433–10JXC, CY7C433–15JXC, CY7C433–20AXC, CY7C433–20JXC 12/17/08 Added CY7C421-20JXI ...