CY7C265-25WC Cypress Semiconductor Corp, CY7C265-25WC Datasheet - Page 5

• Manufacturer Part Number: CY7C265-25WC
• Manufacturer: Cypress Semiconductor Corp

Specifications of CY7C265-25WC

• Density: 64Kb
• Organization: 8Kx8
• Access Time (max): 25ns
• Operating Current: 120mA
• Interface Type: Parallel
• Package Type: Windowed CDIP
• Operating Temperature Classification: Commercial
• Operating Supply Voltage (typ): 5V
• Operating Temp Range: 0C to 70C
• Pin Count: 28
• Mounting: Through Hole
• Operating Supply Voltage (min): 4.5V
• Operating Supply Voltage (max): 5.5V
• Lead Free Status / RoHS Status: Not Compliant

Document #: 38-04012 Rev. *B
Switching Characteristics
Switching Waveform
Erasure Characteristics
Wavelengths of light less than 4000 angstroms begin to erase
the 7C265 in the windowed package. For this reason, an
opaque label should be placed over the window if the PROM
is exposed to sunlight or fluorescent lighting for extended
periods of time.
The recommended dose of ultraviolet light for erasure is a
wavelength of 2537 angstroms for a minimum dose (UV
intensity • exposure time) of 25 Wsec/cm
lamp with a 12 mW/cm
be approximately 45 minutes. The 7C265 needs to be within
one inch of the lamp during erasure. Permanent damage may
result if the PROM is exposed to high-intensity UV light for an
extended period of time. 7258 Wsec/cm
maximum dosage.
Bit Map Data
ASYNCHRONOUS INIT
t
HZE
Parameter
(PROGRAMMABLE)
Programmer Address (Hex.)
(PROGRAMMABLE)
ASYNCHRONOUS
Decimal
SYNCHRONOUS
ADDRESS
OUTPUT
ENABLE
ENABLE
CLOCK
Output Inactive from E HIGH
(Async. Mode)
2
t
DI
power rating the exposure time would
Hex
Description
t
SES
t
PWI
Over the Operating Range
VALID DATA
2
is the recommended
2
. For an ultraviolet
t
HES
RAM Data
t
Contents
RI
t
PWC
t
HZC
Min.
t
7C265-15
AS
Max.
[2, 4]
12
(continued)
Bit Map Data
Control Byte
Programming Modes
The 7C265 offers a limited selection of programmed architec-
tures. Programming these features should be done with a
single 10-ms-wide pulse in place of the intelligent algorithm,
mainly because these features are verified operationally, not
with the VFY pin. Architecture programming is implemented by
applying the supervoltage to two additional pins during
programming. In programming the 7C265 architecture, VPP is
applied to pins 3, 9, and 22. The choice of a particular mode
depends on the states of the other pins during programming,
so it is important that the condition of the other pins be met as
set forth in the mode table. The considerations that apply with
00 Asynchronous output enable (default condition)
01 Synchronous output enable
02 Asynchronous initialize
Min.
7C265-25
8191
8192
8193
t
t
COS
AH
0
.
.
Max.
15
Min.
7C265-40
1FFF
2000
2001
t
HZE
0
.
.
Max.
20
t
CO
Min.
7C265-50
Control Byte
CY7C265
INIT Byte
Max.
Data
Data
25
Page 5 of 13
t
.
.
DOE
Unit
ns