STPCE1EDBC STMicroelectronics, STPCE1EDBC Datasheet - Page 43

no-image

STPCE1EDBC

Manufacturer Part Number
STPCE1EDBC
Description
Manufacturer
STMicroelectronics
Datasheet

Specifications of STPCE1EDBC

Operating Temperature (min)
0C
Operating Temperature (max)
70C
Processing Unit
Microprocessor
Operating Supply Voltage (min)
2.45/3V
Operating Supply Voltage (typ)
2.5/3.3V
Operating Supply Voltage (max)
2.7/3.6V
Package Type
BGA
Screening Level
Commercial
Pin Count
388
Mounting
Surface Mount
Rad Hardened
No
Lead Free Status / RoHS Status
Supplier Unconfirmed
4.5.6 ISA INTERFACE AC TIMING CHARACTERISTICS
Table 4-7
tics of the ISA interface.
Figure 4-7 ISA Cycle (ref
Note 1: Stands for SMEMR#, SMEMW#, MEMR#, MEMW#, IOR# & IOW#.
The clock has not been represented as it is dependent on the ISA Slave mode.
Note: The signal numbering refers to
Name
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
10
10
2
3
9
CONTROL (Note 1)
and
WRITE DATA
READ DATA
Parameter
LA[23:17] valid before ALE# negated
LA[23:17] valid before MEMR#, MEMW# asserted
SA[19:0] & SBHE valid before ALE# negated
SA[19:0] & SBHE valid before MEMR#, MEMW# asserted
SA[19:0] & SHBE valid before SMEMR#, SMEMW# asserted
LA [23:17]
IOCHRDY
SA [19:0]
IOCS16#
Table 4-11
MCS16#
10a Memory access to 16-bit ISA Slave
10b Memory access to 8-bit ISA Slave
10c Memory access to 16-bit ISA Slave
AEN
3a Memory access to 16-bit ISA Slave
3b Memory access to 8-bit ISA Slave
ALE
Valid Address
list the AC characteris-
Table
2
4-11)
Valid AENx
Table 4-7
3
Table 4-11. ISA Bus AC Timing
12
12
Release 1.3 - January 29, 2002
13
9
10
14
18
33
22
61
34
Valid Address, SBHE*
37
41
38
47
15
11
42
48
23
23
25
24
VALID DATA
ELECTRICAL SPECIFICATIONS
26
26
Min
5T
5T
5T
1T
2T
2T
2T
55
56
54
V.Data
57
29
58
59
27
64
Max
28
28
Cycles
Cycles
Cycles
Cycles
Cycles
Cycles
Units
Cycle
43/87

Related parts for STPCE1EDBC