PI90LV14LE Pericom Semiconductor, PI90LV14LE Datasheet - Page 3

• Manufacturer Part Number: PI90LV14LE
• Description: IC 1:5 CLOCK DIST 20-TSSOP
• Manufacturer: Pericom Semiconductor
• Type: Fanout Buffer (Distribution), Multiplexerr

Specifications of PI90LV14LE

• Number Of Circuits: 1
• Ratio - Input:output: 2:5
• Differential - Input:output: No/Yes
• Input: LVDS, LVTTL
• Output: Clock
• Frequency - Max: 250MHz
• Voltage - Supply: 3 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 20-TSSOP
• Frequency-max: 250MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 1 2 3 4 5 6 7 8 9 0 1 2
1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 1 2 3 4 5 6 7 8 9 0 1 2
Switching Characteristics over Recommended Operating Conditions
Notes:
1. Within-Device skew is defined for identical transitions on similar paths through a device.
2. Setup, Hold, and Disable times are all relative to a falling edge on CLK or SCLK.
3. Minimum input swing for which AC parameters are guaranteed. Full DC LVDS output swings will be generated with only 50mV
4. The range in which the high level of the input swing must fall while meeting the V
5. t
6. t
7. Generator input conditions: t
8. C
9. Generator waveform for all tests unless otherwise specified: f = 25 MHz, Z
C
e S
C
C
P
i D
P
P
H
M
i R
D
M
E
C
o r
a
r e
C
S
S
C
C
C
W
y
E
E
o
S
S
a h
o
u
input swings.
any given temperature and V
temperature.
direction. This parameter is guaranteed by design and characterization.
Output Criteria: 60%/40% duty cycle, V
propagation delay & minimum skew, clock input edge rates should not be slower than 1ns/V; control signals not slower than 3ns/V.
N
a s
u t
E
i n i
e s
a
- t r
SKIR
SK2R
l c
. m
C
E
N
N
C
C
d l
y t
L
L
L
L
L
p
h t i
o i
N
i x
x
n
L
K
L
K
K
K
- e
p
L
L
, x
, x
g a
b
F /
m
o t
includes probe and fixture capacitance.
e n
d
o t
m
i T
C
K
e l
M
K
K
o t
o t
i T
o t
D
u
l l a
08-0295
P -
t a
o t
r o
D (
S (
C
C
J
u
is the difference in receiver propagation delay (t
c y
m
- l
is the difference in receiver propagation delay between channels in the same device of any outputs switching in the same
m
e
C
o
o t
C -
o t
o t
i T
t t i
m
m
C
E
E
C
o t
o i
a
E
i v
) f f i
C
e
e d
S
L
e l
i T
N
N
L
t r
e
n I
m
, )
r e
L
e c
c y
n
C -
C
C
C
O
C
K
L
K
K
m
D
e
p
K
L
o t
S
o t
o t
R
L
L
L
S
e p
D
e l
a h
O
S
t u
s e
K
C
K
K
K
e k
s i
O
a
l e
e k
Q
S
C
a r
U
J
L
n
o t
n
O
O
O
U
y a
S
w
C
o t
(
t t i
L
e g
T
K
n
w
0 2
i t
U
U
U
i w
t r
T
C
L
K
l e
g n
r e
±
T
C
T
T
o i
o t
K
o t
h
±
x
g n
C (
–
±
±
S
L
r a
n
±
F
Q
e k
O
K
L
c a
C (
P
0 8
e r
O
K
u
l u
, w
e t
p t
q
L
)
%
U
e s
e u
K
s i r
t u
a s
T
)
)
n
S
r
±
m
c i t
t
y c
CC
e k
f
e
< 1ns, 50% duty cycle, differential (1.10V to 1.35V peak-peak).
. The propagation delay specification is a device-to-device worst case over process, voltage, and
w
e
d
t (
e g
P
L
H
OL
t -
(max) 0-4V, V
P
H
L
)
S
V
PLH
t
t
t
y
t
t
t
t
t
t
t
t
( t i j
t
t
V
S
S
s
s
s
i j
P
P
P
P
P
P
m
C
e k
e k
e k
c ( t
K
K
OH
t
t
t
t
t
t
L
H
H
Z
L
Z
e p
h
h
P
f
s
s
M
r
1
2
-t
H
H
b
Z
L
L
Z
w
w
w
) c
P
R
R
) r
R
l o
(min) 2.7V, Load - 7pF (stray plus probes).
PHL
) of one device, and is the duty cycle distortion of the output at
3
0
M
. 0
–
–
1
1
1
1
1 .
0 5
2 2
0 0
0 0
0 5
0 5
0 2
. n i
5 2
O
= 50 ohms, t
1 –
1 –
T
5
5
2
2
4
3
2
2
2
2
3
1
0 7
y
0 5
0 0
0 0
0 5
0 .
5 .
6 .
7 .
7 .
7 .
7 .
5 .
0 0
0 0
. p
PP
(unless otherwise noted)
spec.
r
= 1ns, t
V
C
M
0
C
T
T
T
2 1
2 1
+
+
7
7
3
1
4
3
3
3
3
6
6
8 .
B
B
B
0 5
2 2
0 2
0 2
0 0
-
0 9
f
a
0 .
5 .
6 .
5 .
5 .
0 .
0 .
0 0
0 0
0 0
D
D
D
= 1ns (35%-65%). To ensure fastest
. x
. 0
0 2
PI90LV14/PI90LVT14
1:5 Clock Distribution
U
M
n
s n
s n
s p
s p
V
H
(8,9)
s t i
z
.
PS8538D
C
i F
i F
o
n
u g
u g
d
4
7
2
2
2
3
5
6
1
e r
e r
t i
o i
6
7
10/27/09
n