IDT23S08T-1DC IDT, Integrated Device Technology Inc, IDT23S08T-1DC Datasheet

Page 1

... The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range 133MHz. The IDT23S08T has two banks of four outputs each that are controlled via two select addresses. By proper selection of input addresses, both banks can be put in tri-state mode ...

Page 2

... IDT23S08T 2.5V ZERO DELAY CLOCK MULTIPLIER PIN CONFIGURATION 1 REF 2 CLKA1 3 CLKA2 GND 6 CLKB1 7 CLKB2 8 S2 SOIC TOP VIEW PIN DESCRIPTION Pin Number Functional Description REF (1) 1 Input Reference Clock, 3.3V Tolerant Input CLKA1 (2) 2 Clock Output for Bank A (2) CLKA2 3 Clock Output for Bank A ...

Page 3

... ZERO DELAY AND SKEW CONTROL To close the feedback loop of the IDT23S08T, the FBK pin can be driven from any of the eight available output pins. The output driving the FBK pin will be driving a total load of 7pF plus any additional load that it drives. The relative loading of this output (with respect to the remaining outputs) can adjust the input-output delay ...

Page 4

... IDT23S08T 2.5V ZERO DELAY CLOCK MULTIPLIER DC ELECTRICAL CHARACTERISTICS Symbol Parameter V Input LOW Voltage Level IL V Input HIGH Voltage Level IH I Input LOW Current IL I Input HIGH Current IH V Output LOW Voltage OL V Output HIGH Voltage OH I Power Down Current DD_PD I Supply Current ...

Page 5

... IDT23S08T 2.5V ZERO DELAY CLOCK MULTIPLIER SWITCHING WAVEFORMS Output Output V Output t5 Output to Output Skew FBK, Device 1 FBK, Device 2 t7 Device to Device Skew Duty Cycle Timing 0.7V 0.7V 1.7V 1. All Outputs Rise/Fall Time Input /2 DD FBK TEST CIRCUIT 0.1μF 0.1μF ...

Page 6

... IDT23S08T 2.5V ZERO DELAY CLOCK MULTIPLIER ORDERING INFORMATION IDT XXXXX XX X Package Process Device Type CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 COMMERCIAL TEMPERATURE RANGE Blank Commercial ( + Small Outline DCG SOIC - Green 23S08T-1 23S08T-2 2.5V Zero Delay Clock Buffer, Spread ...