CY28RS480ZXC Cypress Semiconductor Corp, CY28RS480ZXC Datasheet
CY28RS480ZXC
Specifications of CY28RS480ZXC
Available stocks
Related parts for CY28RS480ZXC
CY28RS480ZXC Summary of contents
Page 1
... IREF PD PLL2 2 SDATA I C SCLK Logic Cypress Semiconductor Corporation Document #: 38-07638 Rev. *C Clock Generator for ATI 2 • support with readback capabilities • Ideal Lexmark Spread Spectrum profile for maximum electromagnetic interference (EMI) reduction • 3.3V power supply • 56-pin SSOP and TSSOP packages ...
Page 2
Pin Description Pin No. Name 41,40,45,44 CPUT/C O, DIF Differential CPU clock outputs. AMD K8 buffer (200 Mhz). 50 PCI0 37 IREF 52, 53, 54 REF[2: 14.318-MHz REF clock output. Intel 7 SCLK 8 SDATA I/O,PU SMBus-compatible SDATA.This ...
Page 3
Serial Data Interface To enhance the flexibility and function of the clock synthesizer, a two-signal serial interface is provided. Through the Serial Data Interface, various device functions, such as individual clock output buffers, can be individually enabled or disabled. The ...
Page 4
Table 3. Byte Read and Byte Write Protocol (continued) Byte Write Protocol Bit Description 18:11 Command Code – 8 bits 19 Acknowledge from slave 27:20 Data byte – 8 bits 28 Acknowledge from slave 29 Stop Control Registers Byte 0:Control ...
Page 5
Byte 2: Control Register 2 Bit @Pup Name 7 1 CPUT/C SRCT USB_48 5 1 PCI 4 0 Reserved 3 1 Reserved 2 0 CPU SRC 1 1 Reserved 0 1 Reserved Byte 3: Control Register 3 Bit ...
Page 6
Byte 4: Control Register 4 (continued) Bit @Pup Name 0 1 Reserved Byte 5: Control Register 5 Bit @Pup Name 7 0 SRC[T/C SRC[T/C SRC[T/C SRC[T/C SRC[T/C SRC[T/C ...
Page 7
Table 4. Crystal Recommendations Frequency (Fund) Cut Loading Load Cap 14.31818 MHz AT Parallel Crystal Recommendations The CY28RS480 requires a Parallel Resonance Crystal. Substituting a series resonance crystal will cause the CY28RS480 to operate at the wrong frequency and violate ...
Page 8
CLK_REQ[0:1]# Description The CLKREQ#[1:0] signals are active low input used for clean stopping and starting selected SRC outputs. The outputs controlled by CLKREQ#[1:0] are determined by the settings in register bytes 4 and 5. The CLKREQ# signal is a debounced ...
Page 9
Absolute Maximum Conditions Parameter Description V Core Supply Voltage DD V Analog Supply Voltage DDA V Input Voltage IN T Temperature, Storage S T Temperature, Operating Ambient A T Temperature, Junction J ESD ESD Protection (Human Body Model) HBM Ø ...
Page 10
AC Electrical Specifications (continued) Parameter Description XIN Rise and Fall Times XIN Cycle to Cycle Jitter CCJ L Long-term Accuracy ACC CPU Outputs T /T Output Slew Rate Differential Voltage DIFF ...
Page 11
AC Electrical Specifications (continued) Parameter Description PCI T PCI Duty Cycle DC T Spread Disabled PCI Period PERIOD T Spread Enabled PCI Period, SSC PERIODSS T Spread Disabled PCI Period PERIODAbs T Spread Enabled PCI Period, SSC PERIODSSAbs T PCI ...
Page 12
Test and Measurement Set-up For PCI Single-ended Signals and Reference The following diagram shows the test load configurations for the single-ended PCI, USB, and REF output signals. PCI/ USB REF For Differential CPU and SRC Output Signals The following diagram ...
Page 13
... Ordering Information Part Number Lead-free CY28RS480OXC 56-pin SSOP CY28RS480OXCT 56-pin SSOP – Tape and Reel CY28RS480ZXC 56-pin TSSOP CY28RS480ZXCT 56-pin TSSOP – Tape and Reel Package Drawing and Dimensions 56-Lead Shrunk Small Outline Package O56 28 29 0.720 0.730 0.088 0.092 ...
Page 14
... Document #: 38-07638 Rev. *C © Cypress Semiconductor Corporation, 2005. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress ...
Page 15
Document History Page Document Title: CY28RS480 Clock Generator for ATI Document Number: 38-07638 REV. ECN NO. Issue Date ** 204582 See ECN *A 215828 See ECN *B 267850 See ECN *C 325360 See ECN Document #: 38-07638 Rev. *C ...