AD7357BRUZ Analog Devices Inc, AD7357BRUZ Datasheet - Page 15

• Manufacturer Part Number: AD7357BRUZ
• Description: IC ADC DUAL14BIT 4.2MSPS 16TSSOP
• Manufacturer: Analog Devices Inc

Specifications of AD7357BRUZ

• Data Interface: DSP, MICROWIRE™, QSPI™, Serial, SPI™
• Design Resources: DC-Coupled, Single-Ended-to-Differential Conversion Using AD8138 and AD7357 (CN0061)
• Number Of Bits: 14
• Sampling Rate (per Second): 4.2M
• Number Of Converters: 2
• Power Dissipation (max): 59mW
• Voltage Supply Source: Single Supply
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 16-TSSOP (0.173", 4.40mm Width)
• Resolution (bits): 14bit
• Input Channel Type: Differential
• Supply Voltage Range - Analogue: 2.25V To 2.75V
• Supply Voltage Range - Digital: 2.25V To 3.6V
• Supply: RoHS Compliant
• Sampling Rate: 4.2MSPS
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

MODES OF OPERATION
The AD7357 mode of operation is selected by controlling the
logic state of the CS signal during a conversion. There are three
possible modes of operation: normal mode, partial power-down
mode, and full power-down mode. After a conversion has been
initiated, the point at which CS is pulled high determines which
power-down mode, if any, the device enters. Similarly, if already
in a power-down mode, CS can control whether the device
returns to normal operation or remains in a power-down mode.
These modes of operation are designed to provide flexible power
management options. These options can be chosen to optimize
the power dissipation/throughput rate ratio for the differing
application requirements.
NORMAL MODE
Normal mode is intended for applications needing the fastest
throughput rates. The user does not have to worry about any
power-up times because the AD7357 remains fully powered at
all times. Figure 24 shows the general diagram of the operation
of the AD7357 in this mode.
The conversion is initiated on the falling edge of CS , as described
in the
fully powered up at all times,
10 SCLK falling edges have elapsed after the falling edge of CS .
If CS is brought high any time after the 10
but before the 16
up, but the conversion is terminated and SDATA and SDATA
go back into three-state. 16 serial clock cycles are required to
complete the conversion and access the conversion result for
the AD7357. The SDATA lines do not return to three-state
after 16 SCLK cycles have elapsed, but instead do so when
is brought high again. If CS is left low for another 2 SCLK
cycles, two trailing zeros are clocked out after the data. If CS
is left low for a further 16 SCLK cycles, the result for the other
ADC on board is also accessed on the same SDATA line as
shown in
When 32 SCLK cycles have elapsed, the SDATA line returns to
three-state on the 32
prior to this, the SDATA line returns to three-state at that point.
Thus, CS may idle low after 32 SCLK cycles until it is brought
high again sometime prior to the next conversion, if so desired,
because the bus still returns to three-state upon completion of
the dual result read.
SDATA
SDATA
SCLK
CS
A
B
Serial Interface
Figure 31
1
th
Figure 24. Normal Mode Operation
LEADING ZEROS + CONVERSION RESULT
SCLK falling edge, the part remains powered
(see the
nd
section. To ensure that the part remains
SCLK falling edge. If CS is brought high
Serial Interface
CS must remain low until at least
10
th
SCLK falling edge
section).
A
14
CS
Rev. 0 | Page 15 of 20
B
When a data transfer is complete and SDATA
have returned to three-state, another conversion can be initiated
after the quiet time, t
(assuming the required acquisition time has been allowed).
PARTIAL POWER-DOWN MODE
This mode is intended for use in applications where slower
throughput rates are required. Either the ADC is powered
down between each conversion, or a series of conversions
can be performed at a high throughput rate and the ADC is
then powered down for a relatively long duration between
these bursts of several conversions. When the AD7357 is in
partial power-down, all analog circuitry is powered down
except for the on-chip reference and reference buffers.
To enter partial power-down mode, the conversion process
must be interrupted by bringing CS high anywhere after the
second falling edge of SCLK and before the 10
SCLK, as shown in
window of SCLKs, the part enters partial power-down mode,
the conversion that was initiated by the falling edge of CS is
terminated, and SDATA and SDATA
CS is brought high before the second SCLK falling edge, the
part remains in normal mode and does not power down. This
avoids accidental power-down due to glitches on the CS line.
To exit this mode of operation and to power up the AD7357
again, perform a dummy conversion. On the falling of CS , the
device begins to power up and continues to power up as long
as CS is held low until after the falling edge of the 10
The device is fully powered up after approximately 200 ns
elapses (or one full conversion), and valid data results from the
next conversion, as shown in
before the second falling edge of SCLK, the AD7357 again goes
into partial power-down mode. This avoids accidental power-
up due to glitches on the CS line. Although the device may
begin to power up on the falling edge of CS , it powers down
again on the rising edge of CS . If the AD7357 is already in
partial power-down mode and CS is brought high between
the second and 10
full power-down mode.
SDATA
SDATA
SCLK
CS
A
B
Figure 25. Entering Partial Power-Down Mode
1
th
Figure 25
2
falling edges of SCLK, the device enters
QUIET
A
, has elapsed by bringing CS low again
. When
Figure 26
B
CS is brought high in this
go back into three-state. If
. If
10
THREE-STATE
CS is brought high
A
th
and SDATA
falling edge of
1
AD7357
4
th
SCLK.
B