AD9243ASZ Analog Devices Inc, AD9243ASZ Datasheet - Page 14

IC ADC 14BIT 3MSPS 44-MQFP

AD9243ASZ

Manufacturer Part Number
AD9243ASZ
Description
IC ADC 14BIT 3MSPS 44-MQFP
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD9243ASZ

Data Interface
Parallel
Number Of Bits
14
Sampling Rate (per Second)
3M
Number Of Converters
7
Power Dissipation (max)
145mW
Voltage Supply Source
Analog and Digital
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
44-MQFP, 44-PQFP
Resolution (bits)
14bit
Sampling Rate
3MSPS
Input Channel Type
Differential, Single Ended
Supply Voltage Range - Analog
4.75V To 5.25V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9243ASZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD9243ASZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9243ASZRL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
AD9243
If the application requires the largest single-ended input range
(i.e., 0 V to 5 V) of the AD9243, the op amp will require larger
supplies to drive it. Various high speed amplifiers in the “Op
Amp Selection Guide” of this data sheet can be selected to
accommodate a wide range of supply options. Once again,
clamping the output of the amplifier should be considered for
these applications. Alternatively, a single-ended to differential
op amp driver circuit using the AD8042 could be used to
achieve the 5 V input span while operating from a single +5 V
supply.
Two dc coupled op amp circuits using a noninverting and inverting
topology are discussed below. Although not shown, the nonin-
verting and inverting topologies can be easily configured as part
of an antialiasing filter by using a Sallen-Key or Multiple-Feed-
back topology, respectively. An additional R-C network can be
inserted between the op amp’s output and the AD9243 input to
provide a real pole.
Simple Op Amp Buffer
In the simplest case, the input signal to the AD9243 will already
be biased at levels in accordance with the selected input range.
It is simply necessary to provide an adequately low source im-
pedance for the VINA and VINB analog input pins of the A/D.
Figure 32 shows the recommended configuration for a single-
ended drive using an op amp. In this case, the op amp is shown
in a noninverting unity gain configuration driving the VINA pin.
The internal reference drives the VINB pin. Note that the
addition of a small series resistor of 30
VINA and VINB will be beneficial in nearly all cases. Refer to
section “Analog Input Operation” for a discussion on resistor
selection. Figure 32 shows the proper connection for a 0 V to 5 V
input range. Alternative single ended input ranges of 0 V to 2
VREF can also be realized with the proper configuration of VREF
(refer to the section “Using the Internal Reference”).
Op Amp with DC Level Shifting
Figure 33 shows a dc-coupled level shifting circuit employing an
op amp, A1, to sum the input signal with the desired dc offset.
Configuring the op amp in the inverting mode with the given
resistor values results in an ac signal gain of –1. If the signal
inversion is undesirable, interchange the VINA and VINB con-
nections to reestablish the original signal polarity. The dc volt-
age at VREF sets the common-mode voltage of the AD9243. For
example, when VREF = 2.5 V, the output level from the op amp
will also be centered around 2.5 V. The use of ratio matched,
thin-film resistor networks will minimize gain and offset errors.
Also, an optional pull-up resistor, R
output load on VREF to 1 mA.
Figure 32. Single-Ended AD9243 Op Amp Drive Circuit
5V
0V
+V
–V
U1
10 F
2.5V
R
S
P
0.1 F
, may be used to reduce the
R
to 50
S
VREF
VINA
VINB
SENSE
connected to
AD9243
–14–
AC COUPLING AND INTERFACE ISSUES
For applications where ac coupling is appropriate, the op amp’s
output can be easily level shifted to the common-mode voltage,
V
advantage of allowing the op amps common-mode level to be
symmetrically biased to its midsupply level (i.e., (V
Op amps which operate symmetrically with respect to their
power supplies typically provide the best ac performance as well
as greatest input/output span. Hence, various high speed/perfor-
mance amplifiers which are restricted to +5 V/–5 V operation
and/or specified for +5 V single-supply operation can be easily
configured for the 5 V or 2 V input span of the AD9243, respec-
tively. The best ac distortion performance is achieved when the
A/D is configured for a 2 V input span and common-mode
voltage of 2.5 V. Note that differential transformer coupling,
which is another form of ac coupling, should be considered for
optimum ac performance.
Simple AC Interface
Figure 34 shows a typical example of an ac-coupled, single-
ended configuration. The bias voltage shifts the bipolar, ground-
referenced input signal to approximately VREF. The value for
C1 and C2 will depend on the size of the resistor, R. The ca-
pacitors, C1 and C2, are typically a 0.1 F ceramic and 10 F
tantalum capacitor in parallel to achieve a low cutoff frequency
while maintaining a low impedance over a wide frequency range.
The combination of the capacitor and the resistor form a high-
pass filter with a high-pass –3 dB frequency determined by the
equation,
The low impedance VREF voltage source biases both the VINB
input and provides the bias voltage for the VINA input. Figure
34 shows the VREF configured for 2.5 V. Thus the input range
Figure 33. Single-Ended Input With DC-Coupled Level Shift
+VREF
–VREF
AVDD
CM
VREF
**OPTIONAL PULL-UP RESISTOR WHEN USING INTERNAL REFERENCE
+VREF
, of the AD9243 via a coupling capacitor. This has the
–VREF
*OPTIONAL RESISTOR NETWORK-OHMTEK ORNA500D
NC = NO CONNECT
0V
R
P
**
0V
0.1 F
500 *
DC
f
–3 dB
Figure 34. AC-Coupled Input
V
IN
= 1/(2
500 *
500 *
–5V
+5V
2
3
+V
A1
R (C1 + C2))
7
4
CC
C1
C2
C2
0.1 F
NC
NC
500 *
5
1
6
R
C1
R
R
R
S
S
R
S
S
VINA
VINB
VREF
SENSE
VINA
VINB
CC
AD9243
AD9243
+ V
REV. A
EE
)/2).

Related parts for AD9243ASZ