LTC1278-4CN Linear Technology, LTC1278-4CN Datasheet - Page 14

• Manufacturer Part Number: LTC1278-4CN
• Description: IC A/DCONV SAMPLNG W/SHTDN 24DIP
• Manufacturer: Linear Technology

Specifications of LTC1278-4CN

• Number Of Bits: 12
• Sampling Rate (per Second): 400k
• Data Interface: Parallel
• Number Of Converters: 1
• Power Dissipation (max): 150mW
• Voltage Supply Source: Dual ±
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Through Hole
• Package / Case: 24-DIP (0.300", 7.62mm)
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

LTC1278
A
power is off except the Internal Reference which is still
active and provides 2.42V output voltage to the other
circuitry. In this mode the ADC draws 8.5mW instead of
75mW (for minimum power, the logic inputs must be
within 600mV of the supply rails). The wake-up time from
the power shutdown to active state is 350ns.
Timing and Control
Conversion start and data read operations are controlled
by three digital inputs: CS, CONVST and RD. Figure 11
shows the logic structure associated with these inputs. A
logic “0” for CONVST will start a conversion after the ADC
has been selected (i.e., CS is low). Once initiated it cannot
be restarted until the conversion is complete. Converter
status is indicated by the BUSY output, and this is low
while conversion is in progress.
Figures 12 through 16 show several different modes of
operation. In modes 1a and 1b (Figures 12 and 13) CS and
RD are both tied low. The falling CONVST starts the
conversion. The data outputs are always enabled and data
can be latched with the BUSY rising edge. Mode 1a shows
operation with a narrow low going CONVST pulse. Mode
1b shows high going CONVST pulse.
14
PPLICATI
Figure 12. Mode 1a. CONVST Starts a Conversion. Data Ouputs Always Enabled. (CONVST =
Figure 13. Mode 1b. CONVST Starts a Conversion. Data Outputs Always Enabled. (CONVST =
CS = RD = 0
O
CONVST
U
BUSY
DATA
S
I FOR ATIO
U
CS = RD = 0
CONVST
BUSY
DATA
t
11
DB11 TO DB0
DATA (N-1)
W
t
SAMPLE N
5
t
CONV
DB11 TO DB0
DATA (N-1)
t
SAMPLE N
5
t
4
t
CONV
U
t
6
t
6
In mode 2 (Figure 14) CS is tied low. The falling CONVST
signal again starts the conversion. Data outputs are in
three-state until read by MPU with the RD signal. Mode 2
can be used for operation with a shared MPU databus.
In Slow memory and ROM modes (Figures 15 and 16) CS
is tied low and CONVST and RD are tied together. The MPU
starts conversion and read the output with the RD signal.
Conversions are started by the MPU or DSP (no external
sample clock).
In Slow memory mode the processor takes RD (= CONVST)
low and starts the conversion. BUSY goes low forcing the
processor into a WAIT state. The previous conversion
result appears on the data outputs. When the conversion
is complete, the new conversion results appear on the
data outputs; BUSY goes high releasing the processor,
and the processor takes RD (= CONVST) back high and
reads the new conversion data.
In ROM mode, the processor takes RD (= CONVST) low
which starts a conversion and reads the previous conversion
result. After the conversion is complete, the processor can
read the new result (which will initiate another conversion).
DB11 TO DB0
DB11 TO DB0
DATA N
DATA N
SAMPLE N + 1
t
SAMPLE N + 1
5
DB11 TO DB0
DATA (N + 1)
LTC1278 F12
DB11 TO DB0
DATA (N + 1)
LTC1278 F13
)
)