AD7705BRZ Analog Devices Inc, AD7705BRZ Datasheet - Page 24

• Manufacturer Part Number: AD7705BRZ
• Description: IC ADC 16BIT 2CH 16-SOIC
• Manufacturer: Analog Devices Inc

Specifications of AD7705BRZ

• Data Interface: DSP, MICROWIRE™, QSPI™, Serial, SPI™
• Number Of Bits: 16
• Sampling Rate (per Second): 500
• Number Of Converters: 1
• Power Dissipation (max): 1mW
• Voltage Supply Source: Single Supply
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 16-SOIC (0.300", 7.50mm Width)
• Resolution (bits): 16bit
• Input Channel Type: Differential
• Supply Current: 1.3mA
• Digital Ic Case Style: SOIC
• No. Of Pins: 16
• Operating Temperature Range: -40°C To +85°C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: EVAL-AD7705EBZ - BOARD EVALUATION FOR AD7705
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

AD7705/AD7706
Filter Characteristics
The AD7705/AD7706 digital filter is a low-pass filter with a
(sinx/x)
the filter is described in the z-domain by
and in the frequency domain by
where N is the ratio of the modulator rate to the output rate.
The phase response is defined by the following equation:
Figure 15 shows the filter frequency response for a cutoff
frequency of 15.72 Hz, which corresponds to a first filter notch
frequency of 60 Hz. The plot is shown from dc to 390 Hz. This
response is repeated at either side of the digital filter’s sample
frequency and at either side of multiples of the filter’s sample
frequency.
The response of the filter is similar to that of an averaging filter,
but with a sharper roll-off. The output rate for the digital filter
corresponds with the positioning of the first notch of the filter’s
frequency response. Thus, for Figure 15, where the output rate
is 60 Hz, the first notch of the filter is at 60 Hz. The notches of
this (sinx/x)
The filter provides attenuation of better than 100 dB at these
notches.
The cutoff frequency of the digital filter is determined by the value
loaded to Bit FS0 and Bit FS1 in the clock register. Programming a
different cutoff frequency via Bit FS0 and Bit FS1 does not alter
the profile of the filter response, but changes the frequency of
the notches. The output update of the part and the frequency of
the first notch correspond.
Because the AD7705/AD7706 contain this on-chip, low-pass
filtering, a settling time is associated with step function inputs,
and data on the output is invalid after a step change until the
settling time has elapsed. The settling time depends on the output
rate chosen for the filter. The settling time of the filter to a full-
scale step input can be up to four times the output data period.
For a synchronized step input using the FSYNC function, the
settling time is three times the output data period.
H
H
∠
H
3
(
(
z
response (also called sinc
f
)
)
=
=
N
3
1
−
filter are repeated at multiples of the first notch.
3
N
×
1
π
1
1
×
(
N
−
−
sin
Z
−
Z
sin
−
(
−
2
N
N
1
)
(
×
3
×
π
×
f
π
×
f
f
S
/
f
f
Rad
/
S
3
f
)
). The transfer function for
S
)
3
Rev. C | Page 24 of 44
Postfiltering
The on-chip modulator provides samples at a 19.2 kHz output rate
with f
these samples to provide data at an output rate that corresponds
to the programmed output rate of the filter. Because the output
data rate is higher than the Nyquist criterion, the output rate for
a given bandwidth satisfies most application requirements. Some
applications, however, might require a higher data rate for a
given bandwidth and noise performance. Applications that need
this higher data rate will require postfiltering following the digital
filtering performed by the AD7705/AD7706.
For example, if the required bandwidth is 7.86 Hz, but the
required update rate is 100 Hz, data can be taken from the
AD7705/AD7706 at the 100 Hz rate, giving a −3 dB bandwidth
of 26.2 Hz. Postfiltering can then be applied to reduce the
bandwidth and output noise to the 7.86 Hz bandwidth level
while maintaining an output rate of 100 Hz.
Postfiltering can also be used to reduce the output noise from
the devices for bandwidths below 13.1 Hz. At a gain of 128 and
a bandwidth of 13.1 Hz, the output rms noise is 450 nV. This is
essentially device noise, or white noise. Because the input is
chopped, the noise has a primarily flat frequency response. By
reducing the bandwidth below 13.1 Hz, the noise in the resultant
pass band is reduced. A reduction in bandwidth by a factor of 2
results in a reduction of approximately 1.25 in the output rms
noise. This additional filtering results in a longer settling time.
CLKIN
–100
–120
–140
–160
–180
–200
–220
–240
–20
–40
–60
–80
0
0
at 2.4576 MHz. The on-chip digital filter decimates
Figure 15. Frequency Response of AD7705 Filter
60
120
FREQUENCY (Hz)
180
240
300
360