AD7894ARZ-10 Analog Devices Inc, AD7894ARZ-10 Datasheet
AD7894ARZ-10
Specifications of AD7894ARZ-10
Available stocks
Related parts for AD7894ARZ-10
AD7894ARZ-10 Summary of contents
Page 1
FEATURES Fast 14-Bit ADC with 5 s Conversion Time 8-Lead SOIC Package Single 5 V Supply Operation High Speed, Easy-to-Use, Serial Interface On-Chip Track/Hold Amplifier Selection of Input Ranges 10 V for AD7894-10 2.5 V for AD7894 ...
Page 2
AD7894–SPECIFICATIONS Parameter 2 DYNAMIC PERFORMANCE 3 Signal to (Noise + Distortion) Ratio @ + MIN MAX 3 Total Harmonic Distortion (THD) 3 Peak Harmonic or Spurious Noise 3 Intermodulation Distortion (IMD) 2nd Order Terms 3rd Order ...
Page 3
Parameter POWER REQUIREMENTS Power Dissipation Power-Down Mode MIN MAX Power Dissipation MIN MAX NOTES 1 Temperature ranges are as follows Versions: – +85 ...
Page 4
AD7894 Temperature Model Range AD7894AR-10 – +85 C AD7894BR-10 – +85 C AD7894AR-3 – +85 C AD7894BR-3 – +85 C AD7894AR-2 – +85 C Pin Pin No. Mnemonic Description 1 ...
Page 5
TERMINOLOGY Signal to (Noise + Distortion) Ratio This is the measured ratio of signal to (noise + distortion) at the output of the A/D converter. The signal is the rms amplitude of the fundamental. Noise is the rms sum of ...
Page 6
AD7894 CONVERTER DETAILS The AD7894 is a fast, 14-bit single supply A/D converter. It provides the user with signal scaling, track/hold, A/D converter and serial interface logic functions on a single chip. The A/D converter section of the AD7894 consists ...
Page 7
Track/Hold Section The track/hold amplifier on the analog input of the AD7894 allows the ADC to accurately convert an input sine wave of full- scale amplitude to 14-bit accuracy. The input bandwidth of the track/hold is greater than the Nyquist ...
Page 8
AD7894 CONVST BUSY SCLK PART CONVERSION WAKES IS INITIATED; UP TRACK/HOLD GOES INTO Figure 4. Mode 2 Timing Diagram Where Automatic Sleep Function is Initiated t 2 SCLK (I/P) THREE-STATE DOUT (O/P) Mode 2 Operation (Auto Sleep After Conversion) The ...
Page 9
CONVST, the AD7894 will continue to operate correctly with the output shift register being reset on the falling edge of CONVST. However, the SCLK line must be low when CONVST goes low in order to reset the output shift register ...
Page 10
AD7894 AD7894 to ADSP-2101/5 Interface An interface circuit between the AD7894 and the ADSP-2101/5 DSP processor is shown in Figure 8. In the interface shown, the RFS1 output from the ADSP-2101/5s SPORT1 serial port is used to gate the serial ...
Page 11
Dynamic Performance (Mode 1 Only) With a conversion time the AD7894 is ideal for wide bandwidth signal processing applications. These applications require information on the ADC’s effect on the spectral con- tent of the input signal. Signal ...
Page 12
AD7894 OUTLINE DIMENSIONS Dimensions shown in inches and (mm). 8-Lead Narrow Body SOIC (SO-8) 0.1968 (5.00) 0.1890 (4.80 0.1574 (4.00) 0.2440 (6.20 0.1497 (3.80) 0.2284 (5.80) PIN 1 0.0688 (1.75) 0.0196 (0.50) 0.0098 (0.25) 0.0532 (1.35) ...