AD1870AR-REEL Analog Devices Inc, AD1870AR-REEL Datasheet

IC ADC STEREO 5V 16BIT 28SOIC

AD1870AR-REEL

Manufacturer Part Number
AD1870AR-REEL
Description
IC ADC STEREO 5V 16BIT 28SOIC
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD1870AR-REEL

Rohs Status
RoHS non-compliant
Number Of Bits
16
Sampling Rate (per Second)
48k
Data Interface
I²S, Serial
Number Of Converters
2
Power Dissipation (max)
315mW
Voltage Supply Source
Analog and Digital
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
28-SOIC (0.300", 7.50mm Width)
a
PRODUCT OVERVIEW
The AD1870 is a stereo, 16-bit oversampling ADC based on
sigma-delta ( - ) technology intended primarily for digital
audio bandwidth applications requiring a single 5 V power supply.
Each single-ended channel consists of a fourth order one-bit
noise shaping modulator and a digital decimation filter. An on-chip
voltage reference, stable over temperature and time, defines the
full-scale range for both channels. Digital output data from both
channels are time multiplexed to a single, flexible serial inter-
face. The AD1870 accepts a 256 × f
(f
Master and Slave Modes. In Slave Mode, all clocks must be ex-
ternally derived from a common source.
Input signals are sampled at 64 × f
switched capacitors, eliminating external sample-and-hold ampli-
fiers and minimizing the requirements for antialias filtering at the
input. With simplified antialiasing, linear phase can be preserved
across the pass band. The on-chip single-ended-to-differential sig-
nal converters save the board designer from having to provide
them externally. The AD1870’s internal differential architecture
provides increased dynamic range and excellent power supply
rejection characteristics. The AD1870’s proprietary fourth order
differential switched-capacitor - modulator architecture
*Protected by U.S. Patent Numbers 5055843, 5126653; others pending.
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices.
S
FEATURES
Single 5 V Power Supply
Single-Ended Dual-Channel Analog Inputs
92 dB (Typ) Dynamic Range
90 dB (Typ) S/(THD + N)
0.006 dB Decimator Pass-Band Ripple
Fourth Order, 64
Three-Stage, Linear-Phase Decimator
256
Less than 100 W (Typ) Power-Down Mode
Input Overrange Indication
On-Chip Voltage Reference
Flexible Serial Output Interface
28-Lead SOIC Package
APPLICATIONS
Consumer Digital Audio Receivers
Digital Audio Recorders, Including Portables
Multimedia and Consumer Electronics Equipment
Sampling Music Synthesizers
is the sampling frequency) and operates in both serial port
CD-R, DCC, MD, and DAT
f
S
or 384
f
S
Oversampling - Modulator
Input Clock
S
S
onto internally buffered
or a 384 × f
S
input clock
shapes the one-bit comparator’s quantization noise out of the
audio pass band. The high order of the modulator randomizes the
modulator output, reducing idle tones in the AD1870 to very
low levels. Because its modulator is single bit, the AD1870 is
inherently monotonic and has no mechanism for producing
differential linearity errors.
The input section of the AD1870 uses autocalibration to correct
any dc offset voltage present in the circuit, provided that the inputs
are ac-coupled. The single-ended dc input voltage can swing
between 0.7 V and 3.8 V typically. The AD1870 antialias input
circuit requires four external 470 pF NPO ceramic chip filter
capacitors, two for each channel. No active electronics are needed.
Decoupling capacitors for the supply and reference pins are
also required.
The dual-digital decimation filters are triple-stage, finite impulse
response filters for effectively removing the modulator’s high
frequency quantization noise and reducing the 64 × f
output data rate to an f
and a narrow transition band that properly digitizes 20 kHz signals
at a 44.1 kHz sampling frequency. Pass-band ripple is less than
0.006 dB, and stop-band attenuation exceeds 90 dB.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
Fax: 781/326-8703
RDEDGE
384/256
DGND1
AGNDL
CAPL1
CAPL2
DV
V
WCLK
LRCK
BCLK
AV
REF
V
DD
S/M
IN
DD
1
L
L
10
11
12
13
14
1
7
8
9
2
3
4
5
6
FUNCTIONAL BLOCK DIAGRAM
THREE-STAGE FIR
DIFFERENTIAL INPUT
DAC
16-Bit - Stereo ADC
DECIMATION
CONVERTER
SINGLE-TO-
FILTER
S
SERIAL OUTPUT
word rate. They provide linear phase
INTERFACE
DAC
REFERENCE
VOLTAGE
DIFFERENTIAL INPUT
DAC
THREE-STAGE FIR
CONVERTER
Single-Supply
SINGLE-TO-
DECIMATION
© Analog Devices, Inc., 2002
FILTER
AD1870
AD1870
DIVIDER
CLOCK
DAC
(Continued on Page 7)
www.analog.com
S
28
27
26
25
24
23
22
21
20
19
18
17
16
15
single-bit
DGND2
*
CLKIN
TAG
SOUT
DV
RESET
MSBDLY
RLJUST
AGND
V
CAPR1
CAPR2
AGNDR
V
IN
REF
DD
R
R
2

Related parts for AD1870AR-REEL

AD1870AR-REEL Summary of contents

Page 1

FEATURES Single 5 V Power Supply Single-Ended Dual-Channel Analog Inputs 92 dB (Typ) Dynamic Range 90 dB (Typ) S/(THD + N) 0.006 dB Decimator Pass-Band Ripple Fourth Order, 64 Oversampling - Modulator Three-Stage, Linear-Phase Decimator 256 f or 384 ...

Page 2

AD1870–SPECIFICATIONS TEST CONDITIONS UNLESS OTHERWISE NOTED Supply Voltages Ambient Temperature ) [256 × f Input Clock (f ] CLKIN S Input Signal Measurement Bandwidth Load Capacitance on Digital Outputs Input Voltage Input Voltage ...

Page 3

DIGITAL I/O Input Voltage Input Voltage Input Leakage ( Input Leakage ( Output Voltage ...

Page 4

... AGND to DGND Reference Voltage Soldering (10 sec) Model AD1870AR AD1870AR–REEL EVAL-AD1870EB CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD1870 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges ...

Page 5

PIN FUNCTION DESCRIPTIONS Input/ Pin Pin Output Name Description 1 I/O LRCK Left/Right Clock 2 I/O WCLK Word Clock 3 I/O BCLK Bit Clock Digital Supply DGND1 Digital Ground 6 I ...

Page 6

AD1870 –Typical Performance Characteristics 0 –20 –40 –60 –80 –100 –120 –140 FREQUENCY – kHz TPC 1. 1 kHz Tone at –0.5 dBFS (16 k-Point FFT) 0 –20 –40 –60 –80 –100 ...

Page 7

NORMALIZED TPC 7. Digital Filter Signal Transfer Function Continued from Page 1 The flexible serial ...

Page 8

AD1870 44.1 kHz. The stop-band attenuation is sufficient to eliminate modulator quantization noise from affecting the output. Low pass-band ripple prevents the digital filter from coloring the audio signal. See TPC 7 for the digital filter’s characteristics. The output from ...

Page 9

The AD1870 achieves its specified performance without the need for user trims or adjustments. This is accomplished through the use of on-chip automatic offset calibration that takes place immediately following reset. This procedure nulls out any off- sets in the ...

Page 10

AD1870 Layout and Decoupling Considerations Obtaining the best possible performance from the AD1870 requires close attention to board layout. Adhering to the follow- ing principles will produce typical values dynamic range and 90 dB S/(THD + N) ...

Page 11

Figure 5 shows a circuit for obtaining improvement in dynamic range by using both channels of a single AD1870 with a mono input. A stereo implementation would require using two AD1870s and using the recommended input structure ...

Page 12

AD1870 Serial Port Data Timing Sequences The RDEDGE input (Pin 6) selects the bit clock (BCLK) polarity. RDEDGE HI causes data to be transmitted on the BCLK falling edge and valid on the BCLK rising edge; RDEDGE LO causes data ...

Page 13

Timing Parameters For master modes, a BCLK transmitting edge (labeled “XMIT”) will be delayed from a CLKIN rising edge Figure 17. A LRCK transition will be delayed from a BCLK transmitting edge WCLK ...

Page 14

AD1870 LRCK INPUT BCLK RDEDGE = LO INPUT BCLK RDEDGE = HI PREVIOUS DATA SOUT ZEROS MSB-14 LSB OUTPUT WCLK OUTPUT LEFT TAG TAG MSB LSB OUTPUT Figure 7. Serial Data Output Timing: Slave Mode, Right-Justified ...

Page 15

LRCK INPUT BCLK RDEDGE = INPUT BCLK RDEDGE = HI LEFT DATA SOUT ZEROS MSB OUTPUT MSB-1 WCLK OUTPUT LEFT TAG TAG MSB LSB OUTPUT Figure 10. Serial Data Output Timing: Slave Mode, I LRCK ...

Page 16

AD1870 LRCK OUTPUT BCLK RDEDGE = LO OUTPUT BCLK RDEDGE = HI LEFT DATA SOUT ZEROS MSB OUTPUT MSB-1 WCLK OUTPUT LEFT TAG TAG MSB LSB OUTPUT Figure 13. Serial Data Output Timing: Master Mode, Left-Justified ...

Page 17

LRCK INPUT BCLK RDEDGE = LO INPUT 32 1 BCLK RDEDGE = HI PREVIOUS DATA SOUT LSB OUTPUT MSB-14 WCLK OUTPUT LEFT TAG TAG MSB OUTPUT Figure 16. Serial Data Output Timing: Slave Mode Hl, R ...

Page 18

AD1870 PIN 1 0.0118 (0.30) 0.0040 (0.10) AD1870–Revision History Location 6/02—Data Sheet changed from REV REV. A. Edit to ORDERING GUIDE . . . . . . . . . . . . . . . . . ...

Page 19

–19– ...

Page 20

–20– ...

Related keywords