MCP4161-502E/SN Microchip Technology, MCP4161-502E/SN Datasheet
MCP4161-502E/SN
Specifications of MCP4161-502E/SN
Available stocks
Related parts for MCP4161-502E/SN
MCP4161-502E/SN Summary of contents
Page 1
... Device Operation • Wide Bandwidth (-3dB) Operation MHz (typ.) for 5.0 kΩ device • Extended temperature range (-40°C to +125°C) © 2007 Microchip Technology Inc. Non-Volatile Memory Description The MCP41XX and MCP42XX devices offer a wide range of product offerings using an SPI interface. This ...
Page 2
... Data EEPROM (10 x 9-bits) Device Features Wiper Device Configuration (3) (1) MCP4131 1 Potentiometer (3) MCP4132 1 Rheostat (1) MCP4141 1 Potentiometer MCP4142 1 Rheostat (3) (1) MCP4151 1 Potentiometer (3) MCP4152 1 Rheostat (1) MCP4161 1 Potentiometer MCP4162 1 Rheostat (3) (1) MCP4231 2 Potentiometer (3) MCP4232 2 Rheostat (1) MCP4241 2 Potentiometer MCP4242 2 Rheostat (3) (1) MCP4251 2 Potentiometer (3) MCP4252 2 Rheostat (1) MCP4261 ...
Page 3
... I Pdis = © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X † Notice: Stresses above those listed under “Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied ...
Page 4
... Serial Interface Active 5.5V SCK @ 5 MHz write all 0 ’s to volatile Wiper 0 (address 0h) EE Write Current 5.5V SCK @ 5 MHz write all ’s to non-volatile Wiper 0 (address 2h) Serial Interface Inactive 5. Serial Interface Active 5.5V IHH SCK @ 5 MHz, decrement non-volatile Wiper 0 (address 2h) © 2007 Microchip Technology Inc. ...
Page 5
... The MCP4XX1 is externally connected to match the configurations of the MCP41X2 and MCP42X2, and then tested. 9: POR/BOR is not rate dependent. 10: Supply current is independent of current through the resistor network © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X –40°C ≤ +2.7V to 5.5V, 5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ devices. DD ...
Page 6
... MCP4XX1 devices only 7-bit (Note 2) 5 kΩ 8-bit Code = 80h 7-bit Code = 40h 10 kΩ 8-bit Code = 80h 7-bit Code = 40h 50 kΩ 8-bit Code = 80h 7-bit Code = 40h 100 kΩ 8-bit Code = 80h 7-bit Code = 40h © 2007 Microchip Technology Inc. ...
Page 7
... The MCP4XX1 is externally connected to match the configurations of the MCP41X2 and MCP42X2, and then tested. 9: POR/BOR is not rate dependent. 10: Supply current is independent of current through the resistor network © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X –40°C ≤ +2.7V to 5.5V, 5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ devices. DD ...
Page 8
... µA W 3.0V (Note 7) 7-bit 5.5V µA W 3.0V (Note 7) 100 kΩ 8-bit 5.5V µA W 3.0V (Note 7) 7-bit 5.5V µA W 3.0V (Note MHz, Code = Full-Scale f =1 MHz, Code = Full-Scale f =1 MHz, Code = Full-Scale © 2007 Microchip Technology Inc. ...
Page 9
... The MCP4XX1 is externally connected to match the configurations of the MCP41X2 and MCP42X2, and then tested. 9: POR/BOR is not rate dependent. 10: Supply current is independent of current through the resistor network © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X –40°C ≤ +2.7V to 5.5V, 5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ devices. DD ...
Page 10
... V . WZSE WFSE ), which changes significantly over voltage and W ≤ +125°C (extended 5.5V +25° Conditions 8-bit WiperLock Technology = Off 7-bit WiperLock Technology = Off 8-bit V = 2.7V to 5.5V 2.7V, Code = 80h A 7-bit V = 2.7V to 5.5V 2.7V, Code = 40h A © 2007 Microchip Technology Inc. ...
Page 11
... SDO output hi-impedance IH 80 SDO data output valid after SCK↓ edge 83 CS Inactive (V ) after SCK↑ edge IH 84 Hold time of CS Inactive ( Active ( IHH Note 1: This specification by design. © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X V IHH MSb BIT6 - - - - - -1 75, 76 BIT6 - - - - Symbol Min F — ...
Page 12
... Max Units Conditions 10 MHz V = 2. MHz V = 1.8V to 2.7V DD — ns — 2.7V to 5.5V DD — 1.8V to 2.7V DD — 2.7V to 5.5V DD — 1.8V to 2.7V DD — ns — Note 2.7V to 5.5V DD 170 1. — 2. 1.8V to 2.7V DD — ns © 2007 Microchip Technology Inc. ...
Page 13
... This table is for the devices where the SPI’s SDI and SDO pins are multiplexed (SDI/SDO) and a Read command is issued. This is NOT required for SDI/SDO operation with the Increment, Decrement, or Write commands. This data rate can be increased by having external pull-up resistors to increase the rising edges of each bit. © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X Symbol Min ...
Page 14
... JA θ — 68.5 — °C/W JA θ — 82 — °C/W JA θ — 202 — °C/W JA θ — 70 — °C/W JA θ — 85 — °C/W JA θ — N/A — °C/W JA θ — 50 — °C GND. SS Conditions © 2007 Microchip Technology Inc. ...
Page 15
... Device Current ( ( vs. Ambient Temperature 900.0 800.0 700.0 600.0 5.5V 500.0 400.0 300.0 - Ambient Temperature (°C) FIGURE 2-3: Write Current (I Ambient Temperature and © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X = 5V 0V 250 200 150 100 50 0 10.00 12. vs. SPI FIGURE 2-4: DD Resistance (R Voltage ( ...
Page 16
... R W -1. 128 160 192 224 256 Wiper Setting (decimal) Ω Ω Rheo Mode – 3.0V). DD -40°C 25°C 85°C 125° 128 160 192 224 256 Wiper Setting (decimal) Ω Ω – vs. Wiper WB © 2007 Microchip Technology Inc. ...
Page 17
... Decrement Wiper Settling Time (V (1 µs/Div). Ω FIGURE 2-13 – Low-Voltage Decrement Wiper Settling Time (V (1 µs/Div). Ω FIGURE 2-14 – Power-Up Wiper Response Time (20 ms/Div). © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X = 5V 0V FIGURE 2-15: = 2.7V) Increment Wiper Settling Time ( µs/Div). FIGURE 2-16: = 5.5V) ...
Page 18
... DNL 125C DNL 3 INL DNL -40°C 85°C 25°C -2 Wiper Setting (decimal) Ω Ω Rheo Mode – 3.0V). DD -40°C 25°C 85°C 125° 128 160 192 224 256 Wiper Setting (decimal) Ω Ω – vs. Wiper WB © 2007 Microchip Technology Inc ...
Page 19
... A Ω FIGURE 2-23 – Low-Voltage Decrement Wiper Settling Time (V (1 µs/Div). Ω FIGURE 2-24 – Low-Voltage Decrement Wiper Settling Time (V (1 µs/Div). © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X = 5V 0V FIGURE 2-25: = 2.7V) Increment Wiper Settling Time ( µs/Div). FIGURE 2-26: = 5.5V) Increment Wiper Settling Time ( µ ...
Page 20
... Wiper Setting (decimal) Ω Ω Rheo Mode – 3.0V). DD -40°C 25°C 85°C 125° 128 160 192 224 256 Wiper Setting (decimal) Ω Ω – vs. Wiper WB © 2007 Microchip Technology Inc ...
Page 21
... A Ω FIGURE 2-33 – Low-Voltage Decrement Wiper Settling Time (V (1 µs/Div). Ω FIGURE 2-34 – Low-Voltage Decrement Wiper Settling Time (V (1 µs/Div). © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X = 5V 0V FIGURE 2-35: = 2.7V) Increment Wiper Settling Time ( µs/Div). FIGURE 2-36: = 5.5V) Increment Wiper Settling Time ( µ ...
Page 22
... Wiper Setting (decimal) Ω 100 k Rheo Mode – 3.0V). DD -40°C 25°C 85°C 125° 128 160 192 224 256 Wiper Setting (decimal) Ω Ω 100 k – vs. Wiper WB © 2007 Microchip Technology Inc. ...
Page 23
... FIGURE 2-43: 100 k – Low-Voltage Decrement Wiper Settling Time (V (1 µs/Div). Ω FIGURE 2-44: 100 k – Low-Voltage Decrement Wiper Settling Time (V (1 µs/Div). © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X = 5V 0V FIGURE 2-45: = 2.7V) Response Time (1 µs/Div). DD FIGURE 2-46: Increment Wiper Settling Time ( ...
Page 24
... FIGURE 2-50: Resistor Network and Temperature. DD 5.5V 3. 120 Temperature (°C) Resistor Network 0 to Ω ( Mismatch vs. AB 5.5V 3. 110 Temperature (°C) Resistor Network 0 to Ω (100 k ) Mismatch vs. AB © 2007 Microchip Technology Inc. ...
Page 25
... SHDN) vs. V and Temperature. DD 1.4 1.3 5.5V 1.2 1.1 1 0.9 0.8 2.7V 0.7 0.6 - Temperature (°C) FIGURE 2-52: V (SDI, SCK, CS, WP, and IL SHDN) vs. V and Temperature. DD © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X = 5V 0V -10 -15 -20 -25 -30 -35 -40 -45 80 120 -40 FIGURE 2-53: Temperature ...
Page 26
... Temperature (°C) FIGURE 2-57: SCK Input Frequency vs. Voltage and Temperature. DS22059A-page 26 2.1 Test Circuits = +25° Offset GND 80 120 FIGURE 2-58: Test. 5.5V 2.7V 80 120 DD 5.5V 80 120 + OUT Gain vs. Frequency © 2007 Microchip Technology Inc. ...
Page 27
... The DFN and QFN packages have a contact on the bottom of the package. This contact is conductively connected to the die substrate, and therefore should be unconnected or connected to the same ground as the device’s V pin. SS © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X Table 3-1. Weak Pull-up/ Buffer ...
Page 28
... Positive Power Supply Input ( The V pin is the device’s positive power supply input. DD The input power supply is relative to V While the device V performance of the device may not meet the data sheet specifications and < V (2.7V), the electrical DD min © 2007 Microchip Technology Inc. ...
Page 29
... Volatile wiper register is loaded with value in the corresponding non-volatile wiper register • The TCON register is loaded it’s default value • The device is capable of digital operation © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X 4.1.2 BROWN-OUT RESET When the device powers down, the device V ...
Page 30
... There are four Volatile Memory locations. These are: • Volatile Wiper 0 • Volatile Wiper 1 (Dual Resistor Network devices only) • Status Register • Terminal Control (TCON) Register The volatile memory starts functioning at the RAM retention voltage (V Disabled Disabled Disabled Disabled Register 4-1). ). RAM © 2007 Microchip Technology Inc. ...
Page 31
... Note 1: Requires a High Voltage command to modify the state of this bit (for Non-Volatile devices only). This bit is Not directly written, but reflects the system state (for this feature). © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X STATUS register can be accessed via the READ commands. ...
Page 32
... EEPROM memory is Write Protected 0 = EEPROM memory can be written Note 1: Requires a High Voltage command to modify the state of this bit (for Non-Volatile devices only). This bit is Not directly written, but reflects the system state (for this feature). DS22059A-page 32 © 2007 Microchip Technology Inc. ...
Page 33
... TCON register will control the state of the terminals. The SHDN pin does not modify the state of the TCON bits. 2: These bits do not affect the wiper register values. © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X The value that is written to this register will appear on the resistor network terminals when the serial com- mand has completed ...
Page 34
... The hardware SHDN pin (when active) overrides the state of these bits. When the SHDN pin returns to the inactive state, the TCON register will control the state of the terminals. The SHDN pin does not modify the state of the TCON bits. 2: These bits do not affect the wiper register values. DS22059A-page 34 (CONTINUED) © 2007 Microchip Technology Inc. ...
Page 35
... INL) for the smaller resistance devices compared to larger resistance devices (100.0 kΩ). FIGURE 5-1: Resistor Block Diagram. © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X 5.1 Resistor Ladder Module The resistor ladder is a series of equal value resistors (R ) with a connection point (tap) between the two S resistors ...
Page 36
... POR/BOR OPERATION WHEN WIPERLOCK TECHNOLOGY ENABLED The WiperLock Technology state is not affected by a POR/BOR event. A POR/BOR event will load the Volatile Wiper register value with the Non-Volatile Wiper register value, refer to Section 4.1. Modify Write © 2007 Microchip Technology Inc. ...
Page 37
... The TCON register bits return to controlling the terminal connection state A B FIGURE 5-2: Hardware Shutdown Resistor Network Configuration. © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X 5.4.2 TERMINAL CONTROL REGISTER (TCON) The Terminal Control (TCON) register is a volatile register used to configure the connection of each ...
Page 38
... MCP414X/416X/424X/426X NOTES: DS22059A-page 38 © 2007 Microchip Technology Inc. ...
Page 39
... Note 1: If High voltage commands are desired, some type of external circuitry needs to be implemented. FIGURE 6-1: Typical SPI Interface Block Diagram. © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X Typical SPI Interfaces are shown in SPI interface, The Master’s Output pin is connected to the Slave’s Input pin and the Master’s Input pin is connected to the Slave’ ...
Page 40
... For any other command, the SDI/SDO pin returns to an input. SDI/SDO Open drain FIGURE 6-2: Serial I/O Mux Block Diagram. © 2007 Microchip Technology Inc. “smart” pull-up SDI Control SDO Logic ...
Page 41
... After a Write command, the internal write cycle must complete before the next SPI command is received. 4: This is the maximum clock frequency without an external pull-up resistor. © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X 6.1.5 THE CS SIGNAL The Chip Select (CS) signal is used to select the device and frame a command sequence ...
Page 42
... SPI Figure 6-3 and Figure 6-4 are Figure 6-5 and Figure 6-6 Figure 6-7 are increment and decrement bit4 bit3 bit2 bit1 bit0 bit4 bit3 bit2 bit1 bit0 bit3 bit2 bit1 bit0 bit3 bit2 bit1 bit0 © 2007 Microchip Technology Inc. ...
Page 43
... Note 1: The SDI pin will read the state of the SDI pin which will be the SDO signal, unless overdriven FIGURE 6-6: 16-Bit Read Command for Devices with SDI/SDO multiplexed - SPI Waveform (Mode 0,0). © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X CMDERR bit D9 D8 ...
Page 44
... AD2 AD1 AD0 C1 CMDERR bit “1” = “Valid” Command/Address “0” = “Invalid” Command/Address bit2 bit1 bit0 X X bit0 CMDERR bit “1” = “Valid” Command/Address “0” = “Invalid” Command/Address bit2 bit1 bit0 bit0 © 2007 Microchip Technology Inc. ...
Page 45
... Bits Address Command Bits FIGURE 7-1: General SPI Command Formats. © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X 7.1 Command Byte The Command Byte has three fields, the Address, the Command, and 2 Data bits, see only one of the data bits is defined (D8). This is for the Write command ...
Page 46
... Microchip Technology Inc. ...
Page 47
... All following SDO bits will be low until the CMDERR condition is cleared by forcing the CS pin to the inactive state ( © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X 7.3.1 ABORTING A TRANSMISSION All SPI transmissions must have the correct number of SCK pulses to be executed. The command is not executed until the complete number of clocks have been received ...
Page 48
... WiperLock Wiper is IHH Write Protect “locked”? (1) — unlocked No (1) — unlocked No (1) — unlocked No (1) — unlocked No Yes unchanged No Yes unchanged Yes Yes unchanged No Yes unchanged No Yes locked/ Yes (2) protected Yes unlocked/ Yes (3) unprotected © 2007 Microchip Technology Inc. ...
Page 49
... Note Error Condition occurs (CMDERR = L), all following SDO bits will be low until the CMDERR condition is cleared (the CS pin is forced to the inactive state). FIGURE 7-2: Write Command - SDI and SDO States. © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X 7.5.2 SINGLE WRITE TO NON-VOLATILE MEMORY ...
Page 50
... CS pin is driven inactive (V FIGURE 7-3: Continuous Write sequence (Volatile Memory only). DS22059A-page 50 7.5.4 CONTINUOUS WRITES TO NON-VOLATILE MEMORY Continuous writes to non-volatile memory are not allowed, and attempts will result in a command error (CMDERR) condition. DATA BYTE © 2007 Microchip Technology Inc. ...
Page 51
... D SDO FIGURE 7-4: Read Command - SDI and SDO States. © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X 7.6.1 SINGLE READ The read operation requires that the CS pin be in the active state (V IL the inactive state ( The 16-bit Read Command (Command IL IHH Byte and Data Byte) is then clocked in on the SCK and SDI pins ...
Page 52
... Note Command Error (CMDERR) occurs at this bit location (*), then all following SDO bits will be driven low until the CS pin is driven inactive (V FIGURE 7-5: Continuous Read Sequence. DS22059A-page 52 Figure 7-5 shows the sequence for three continuous reads. The reads do not need the same memory address. DATA BYTE © 2007 Microchip Technology Inc. ...
Page 53
... Note: Table 7-2 shows the valid addresses for the Increment Wiper command. Other addresses are invalid. © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X 7.7.1 SINGLE INCREMENT Typically, the CS pin starts at the inactive state (V but may be already be in the active state due to the completion of another command ...
Page 54
... Driving the CS pin to V should occur as soon as possible (within device specifications) after the last desired increment occurs. COMMAND BYTE (INCR COMMAND (n+2) ) (INCR COMMAND (n+ ensure that IH IH COMMAND BYTE Note Note Note Note 3, 4 © 2007 Microchip Technology Inc. ...
Page 55
... Note: Table 7-2 shows the valid addresses for the Decrement Wiper command. Other addresses are invalid. © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X 7.8.1 SINGLE DECREMENT Typically the CS pin starts at the inactive state (V may be already be in the active state due to the com- pletion of another command ...
Page 56
... Driving the CS pin to V should occur as soon as possible (within device specifications) after the last desired decrement occurs. COMMAND BYTE (DECR COMMAND (n-1) ) (DECR COMMAND (n- ensure that IH IH COMMAND BYTE Note Note Note Note 3, 4 © 2007 Microchip Technology Inc. ...
Page 57
... TCON register not changed, CMDERR bit is set TCON register not changed, CMDERR bit is set (1) 05h - 0Eh Reserved 0Fh WP is enabled Note 1: Reserved addresses: Increment or Decrement commands are invalid for these addresses. © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X 7.9.1 SINGLE ENABLE WRITE PROTECT OR WIPERLOCK TECHNOLOGY (HIGH VOLTAGE) Figure 6-7 through waveforms for a single Modify Write Protect or Wiper- Lock Technology command ...
Page 58
... MCP414X/416X/424X/426X NOTES: DS22059A-page 58 © 2007 Microchip Technology Inc. ...
Page 59
... MCP4XXX specifica- tions. So this PIC MCU operating at 3.3V will drive 2.64V, and for the MCP4XXX operating at 5.5V, OH the V is 2.47V. Therefore, the interface signals meet IH specifications. © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X 5V Voltage Regulator PIC MCU SDI CS SCK ...
Page 60
... R to the Common A. The Common A and Common B connections could be connected to V Input Input Balance FIGURE 8-5: using Terminal Disconnects MCP4XXX MCP4XXX Non-volatile rheo- BW rheostat value AW and Common base W of Transistor (or Amplifier) B Common B Bias Example Application Circuit © 2007 Microchip Technology Inc. ...
Page 61
... FIGURE 8-6: Typical Microcontroller Connections. © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X 8.4.2 LAYOUT CONSIDERATIONS Inductively-coupled AC transients and digital switching noise can degrade the input and output signal integrity, potentially masking the MCP4XXX’s performance. Careful board layout minimizes these effects and increases the Signal-to-Noise Ratio (SNR) ...
Page 62
... MCP414X/416X/424X/426X NOTES: DS22059A-page 62 © 2007 Microchip Technology Inc. ...
Page 63
... AN219 Comparing Digital Potentiometers to Mechanical Potentiometers — Digital Potentiometer Design Guide — Signal Chain Design Guide © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X 9.2 Technical Documentation Several additional technical documents are available to assist you in your design and development. These technical documents include Application Notes, Tech- nical Briefs, and Design Guides ...
Page 64
... MCP414X/416X/424X/426X NOTES: DS22059A-page 64 © 2007 Microchip Technology Inc. ...
Page 65
... MCP4131-503E/MF MCP4141-502E/MF MCP4141-103E/MF MCP4141-104E/MF MCP4141-503E/MF MCP4151-502E/MF MCP4151-103E/MF MCP4151-104E/MF MCP4151-503E/MF MCP4161-502E/MF MCP4161-103E/MF MCP4161-104E/MF MCP4161-503E/MF Legend: XX...X Customer-specific information Y Year code (last digit of calendar year) YY Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week ‘01’) NNN Alphanumeric traceability code e ...
Page 66
... YWWNNN MCP4131-104E/MS MCP4131-503E/MS MCP4141-502E/MS MCP4141-103E/MS MCP4141-104E/MS MCP4141-503E/MS MCP4151-502E/MS MCP4151-103E/MS MCP4151-104E/MS MCP4151-503E/MS MCP4161-502E/MS MCP4161-103E/MS MCP4161-104E/MS MCP4161-503E/MS 8-Lead PDIP XXXXXXXX XXXXXNNN YYWW 8-Lead SOIC XXXXXXXX XXXXYYWW NNN Legend: XX...X Customer-specific information Y Year code (last digit of calendar year) YY Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week ‘ ...
Page 67
... MCP4232-503E/MF MCP4242-502E/MF MCP4242-103E/MF MCP4242-104E/MF MCP4242-503E/MF 10-Lead MSOP Part Number MCP4232-502E/MS XXXXXX MCP4232-103E/MS YWWNNN MCP4232-104E/MS MCP4232-503E/MS MCP4242-502E/MS MCP4242-103E/MS MCP4242-104E/MS MCP4242-503E/MS © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X Code Part Number Code BAEH MCP4252-502E/MF BAES BAEJ MCP4252-103E/MF BAET BAEL MCP4252-104E/MF BAEV BAEK MCP4252-503E/MF BAEU ...
Page 68
... In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. DS22059A-page 68 Example MCP4261 e 502E/P^^ 3 0733256 Example MCP4261 502E/SL 0733256 Example 4261502E 0733 256 Example 4261 502 e 3 E/ML^^ 0733256 © 2007 Microchip Technology Inc. ...
Page 69
... Package may have one or more exposed tie bars at ends. 3. Package is saw singulated. 4. Dimensioning and tolerancing per ASME Y14.5M. BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only. © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X b EXPOSED PAD E ...
Page 70
... A2 0.75 0.85 A1 0.00 – E 4.90 BSC E1 3.00 BSC D 3.00 BSC L 0.40 0.60 L1 0.95 REF φ 0° – c 0.08 – b 0.22 – Microchip Technology Drawing C04-111B φ L MAX 1.10 0.95 0.15 0.80 8° 0.23 0.40 © 2007 Microchip Technology Inc. ...
Page 71
... Significant Characteristic. 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side. 4. Dimensioning and tolerancing per ASME Y14.5M. BSC: Basic Dimension. Theoretically exact value shown without tolerances. © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X E1 3 ...
Page 72
... NOM MAX 8 1.27 BSC – 1.75 – – – 0.25 6.00 BSC 3.90 BSC 4.90 BSC – 0.50 – 1.27 1.04 REF – 8° – 0.25 – 0.51 – 15° – 15° Microchip Technology Drawing C04-057B © 2007 Microchip Technology Inc. ...
Page 73
... Package may have one or more exposed tie bars at ends. 3. Package is saw singulated. 4. Dimensioning and tolerancing per ASME Y14.5M. BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only. © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X ...
Page 74
... A2 0.75 0.85 A1 0.00 – E 4.90 BSC E1 3.00 BSC D 3.00 BSC L 0.40 0.60 L1 0.95 REF φ 0° – c 0.08 – b 0.15 – Microchip Technology Drawing C04-021B φ MAX 1.10 0.95 0.15 0.80 8° 0.23 0.33 © 2007 Microchip Technology Inc. ...
Page 75
... Significant Characteristic. 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side. 4. Dimensioning and tolerancing per ASME Y14.5M. BSC: Basic Dimension. Theoretically exact value shown without tolerances. © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X E1 D ...
Page 76
... REF φ 0° c 0.17 b 0.31 α 5° β 5° h α c β MAX 14 – 1.75 – – – 0.25 – 0.50 – 1.27 – 8° – 0.25 – 0.51 – 15° – 15° Microchip Technology Drawing C04-065B © 2007 Microchip Technology Inc. ...
Page 77
... Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side. 3. Dimensioning and tolerancing per ASME Y14.5M. BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only. © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X E E1 ...
Page 78
... Dimension Limits MIN 0. 2.50 b 0.25 L 0. NOM MAX 16 0.65 BSC 0.90 1.00 0.02 0.05 0.20 REF 4.00 BSC 2.65 2.80 4.00 BSC 2.65 2.80 0.30 0.35 0.40 0.50 – – Microchip Technology Drawing C04-127B © 2007 Microchip Technology Inc. ...
Page 79
... APPENDIX A: REVISION HISTORY Revision A (August 2007) • Original Release of this Document. © 2007 Microchip Technology Inc. MCP414X/416X/424X/426X APPENDIX B: MIGRATING FROM THE MCP41XXX AND MCP42XXX DEVICES This is intended to give an overview of some of the differences to be aware of when migrating from the MCP41XXX and MCP42XXX devices. ...
Page 80
... MCP414X/416X/424X/426X NOTES: DS22059A-page 80 © 2007 Microchip Technology Inc. ...
Page 81
... Reel) MCP4152: Single Volatile 8-bit Rheostat MCP4152T: Single Volatile 8-bit Rheostat (Tape and Reel) MCP4161: Single Non-Volatile 8-bit Potentiometer MCP4161T: Single Non-Volatile 8-bit Potentiometer (Tape and Reel) MCP4162: Single Non-Volatile8-bit Rheostat MCP4162T: Single Non-Volatile 8-bit Rheostat (Tape and Reel) ...
Page 82
... MCP414X/416X/424X/426X NOTES: DS22059A-page 82 © 2007 Microchip Technology Inc. ...
Page 83
... PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...
Page 84
... Fax: 886-3-572-6459 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 © 2007 Microchip Technology Inc. EUROPE Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 ...