7232ZHSTM4G24TWR-PH0 PNY TECHNOLOGIES, 7232ZHSTM4G24TWR-PH0 Datasheet
7232ZHSTM4G24TWR-PH0
Specifications of 7232ZHSTM4G24TWR-PH0
Related parts for 7232ZHSTM4G24TWR-PH0
7232ZHSTM4G24TWR-PH0 Summary of contents
Page 1
... Registered PC-133 SYNCHRONOUS DRAM DIMM 7232ZHSTM4G24TWR-PH0 168 Pin 32Mx72 SDRAM DIMM Registered, 4k Refresh, 3.3V with SPD General Description The module is a 32Mx72 bit, 24 chip, 168 Pin DIMM module consisting of (18) 4Mx8x4 (TSOP) SDRAM, (3) Universal Bus Driver Registers, (1) PLL Clock Driver (1) 5-pin Inverter IC and (1) 256x8 EEPROM for serial presence detect ...
Page 2
... RS2 RDQMB2 DQ(16:23) U3 RDQMB3 DQ(24:31) U4 Bypass: One 0.22uF and One 0.0022uF capacitor per SDRAM device. VCC U1 - U18 VSS 7232ZHSTM4G24TWR-PH0 32Mx72 Registered PC-133 DIMM ds1083-21 Rev 06/22/01 32M x 72 Bit Registered PC-133 SDRAM DIMM Block Diagram SDRAM SDRAM RS1 RS0 RDQMB4 DQ(32:39) ...
Page 3
... SDA, SCL SPD Data/Clock Lines SA0 – SA2 SPD Address Lines NC No Connection 7232ZHSTM4G24TWR-PH0 32Mx72 Registered PC-133 DIMM ds1083-21 Rev 06/22/01 32M x 72 Bit Registered PC-133 SDRAM DIMM All input signals are sampled on the rising edge of clock. Enables and disables the command decoder. All commands are disabled when S# is high ...
Page 4
... Manufacturer's information 126 Intel specification frequency 127 Intel specification CAS# latency support 128-255 Unused storage locations NOTE Variable Data. 7232ZHSTM4G24TWR-PH0 32Mx72 Registered PC-133 DIMM ds1083-21 Rev 06/22/01 32M x 72 Bit Registered PC-133 SDRAM DIMM Function Data width... CS# latency Write latency 4 ...
Page 5
... X=Don’t care, H=Logic High, L=Logic Low) Notes: 1. MRS can be issued only in idle state burst read or write with auto pre-charge cannot be interrupted. New commands can be issued t 7232ZHSTM4G24TWR-PH0 32Mx72 Registered PC-133 DIMM ds1083-21 Rev 06/22/01 32M x 72 Bit Registered PC-133 SDRAM DIMM CKEn ...
Page 6
... Vcc = 3.3V A Parameter Input capacitance (Am, BA0,CKEm) Input capacitance (DQMBm) Input capacitance (CAS*, RAS*, WE*) Input capacitance (CKm) Input capacitance (SDA,SCL,SAm) Input/Output capacitance (DQm,CBm) 7232ZHSTM4G24TWR-PH0 32Mx72 Registered PC-133 DIMM ds1083-21 Rev 06/22/01 32M x 72 Bit Registered PC-133 SDRAM DIMM Symbol Value V -1.0 to 4.6 ...
Page 7
... Timings listed are for discrete SDRAM components. In registered mode, all address & control signals are delayed by one clock cycle. In buffered mode, all address & control signals must first propagate through the buffer . 7232ZHSTM4G24TWR-PH0 32Mx72 Registered PC-133 DIMM ds1083-21 Rev 06/22/01 32M x 72 Bit Registered PC-133 SDRAM DIMM 0 ...
Page 8
... V IH CLK RAS CAS WE A0-A11 BS0,1 t CKS CKE Read Timing CLK CS RAS CAS WE A0-A1 BS0,1 DQ 7232ZHSTM4G24TWR-PH0 32Mx72 Registered PC-133 DIMM ds1083-21 Rev 06/22/01 32M x 72 Bit Registered PC-133 SDRAM DIMM CMS CMH t t CMS CMH t t CMS CMH t t CMS CMH ...
Page 9
... Mask) CLK CKE t DS DQ0~7 DATA IN Control Timing of Output Data (Output Enable) CLK t CMH DQM DQ0~7 (Clock Mask) CLK t CKH CKE DQ0~7 7232ZHSTM4G24TWR-PH0 32Mx72 Registered PC-133 DIMM ds1083-21 Rev 06/22/01 32M x 72 Bit Registered PC-133 SDRAM DIMM CMS CMH CMS CMH ...
Page 10
... Mode Register Set Cycle CLK t CMS CS t CMS RAS t CMS CAS t CMS A10 Register BS Set Data 7232ZHSTM4G24TWR-PH0 32Mx72 Registered PC-133 DIMM ds1083-21 Rev 06/22/01 32M x 72 Bit Registered PC-133 SDRAM DIMM t RSC t CMH t CMH t CMH t CMH Next Command PNY Technologies Reserves the right to change products or specifications without notice ...
Page 11
... SIDE VIEW .050” .050” .150” Note: Drawing is for component location only, assembly may not have all components installed. 7232ZHSTM4G24TWR-PH0 32Mx72 Registered PC-133 DIMM ds1083-21 Rev 06/22/01 32M x 72 Bit Registered PC-133 SDRAM DIMM Outline Drawing 11 Front Side Back Side PNY Technologies Reserves the right to change products or specifications without notice 2000 PNY Technologies, Inc ...