ADV612BST Analog Devices Inc, ADV612BST Datasheet - Page 35

no-image

ADV612BST

Manufacturer Part Number
ADV612BST
Description
Manufacturer
Analog Devices Inc
Datasheet

Specifications of ADV612BST

Operating Supply Voltage (typ)
5V
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (max)
5.5V
Operating Temp Range
-25C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
120
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADV612BST
Manufacturer:
SANYO
Quantity:
2 457
Part Number:
ADV612BST
Manufacturer:
ADI
Quantity:
205
CCIR-656 Video Format Timing
The diagrams in this section show transfer timing for pixel (YCrCb), line (horizontal), and frame (vertical) data in CCIR-656 video
mode. All output values assume a maximum pin loading of 50 pF. Note that in timing diagrams for CCIR-656 video, the label CTRL
indicates the VSYNC, HSYNC, and FIELD pins.
Parameter
t
t
t
t
Parameter
t
t
t
t
REV. 0
VDATA_DC_D
VDATA_DC_OH
CTRL_DC_D
CTRL_DC_OH
VDATA_EC_S
VDATA_EC_H
CTRL_EC_D
CTRL_EC_OH
(VCLK2 = 1)
(O) VCLKO
(O) VDATA
(VCLK2 = 0)
(I) VDATA
(O) CTRL
(O) VCLKO
(O) CTRL
(I) VCLKO
(I) VCLK
(I) VCLK
NOTE:
USE VCLK FOR CLOCKING VIDEO-ENCODE OPERATIONS AND USE VCLKO FOR CLOCKING VIDEO-DECODE OPERATIONS.
DO NOT TRY TO USE EITHER CLOCK FOR BOTH ENCODE AND DECODE.
t
VDATA DC OH
t
VALID
VALID
CTRL DC OH
Description
VDATA Signals, Decode CCIR-656 Mode, Delay
VDATA Signals, Decode CCIR-656 Mode, Output Hold
CTRL Signals, Decode CCIR-656 Mode, Delay
CTRL Signals, Decode CCIR-656 Mode, Output Hold
Table XXI. CCIR-656 Video—Encode Pixel (YCrCb) Timing Parameters
Description
VDATA Bus, Encode CCIR-656 Mode, Setup
VDATA Bus, Encode CCIR-656 Mode, Hold
CTRL Signals, Encode CCIR-656 Mode, Delay
CTRL Signals, Encode CCIR-656 Mode, Output Hold
Table XX. CCIR-656 Video—Decode Pixel (YCrCb) Timing Parameters
Figure 24. CCIR-656 Video—Decode Pixel (YCrCb) Transfer Timing
Figure 25. CCIR-656 Video—Encode Pixel (YCrCb) Transfer Timing
ASSERTED
t
CTRL EC OH
t
VDATA DC D
t
VALID
CTRL DC D
t
t
VCLKO D1
VCLKO D0
Figure 23. Video Clock Timing
t
CTRL EC D
t
VCLK CYC
–35–
VALID
VALID
t
VDATA EC S
ASSERTED
VALID
t
VDATA EC H
Min
N/A
4
N/A
5
Min
2
5
N/A
20
ADV611/ADV612
VALID
VALID
Max
14
N/A
11
N/A
Max
N/A
N/A
33
N/A
Units
ns
ns
ns
ns
Units
ns
ns
ns
ns

Related parts for ADV612BST