XC9572-7PC84C Xilinx Inc, XC9572-7PC84C Datasheet
XC9572-7PC84C
Specifications of XC9572-7PC84C
XC9572-7PC84C
Available stocks
Related parts for XC9572-7PC84C
XC9572-7PC84C Summary of contents
Page 1
... Function Blocks, providing 1,600 usable gates with propagation delays of 7.5 ns. See ture overview. Power Management Power dissipation can be reduced in the XC9572 by config- uring macrocells to standard or low-power modes of opera- tion. Unused macrocells are turned off to minimize power dissipation. Operating current for each design can be approximated for ...
Page 2
... I/O I/O I/O I/O I/O I/O 3 I/O/GCK 1 I/O/GSR 2 I/O/GTS Function block outputs (indicated by the bold line) drive the I/O blocks directly. 2 JTAG In-System Programming Controller Controller I/O Blocks Figure 2: XC9572 Architecture www.xilinx.com 36 Function 18 Block 1 Macrocells Function 18 Block 2 Macrocells Function 18 Block 3 Macrocells ...
Page 3
... –3 Max GND Max GND GND 1.0 MHz V = GND, No load 1.0 MHz www.xilinx.com XC9572 In-System Programmable CPLD Value –0.5 to 7.0 –0 0.5 CC –0 0.5 CC –65 to +150 +150 Min Max o C 4.75 5. 4.5 5 4.75 5. 4.5 5.5 3.0 3.6 0 0.80 2 0.5 CCINT ...
Page 4
... XC9572 In-System Programmable CPLD AC Characteristics Symbol Parameter T I/O to output valid PD T I/O setup time before GCK SU T I/O hold time after GCK H T GCK to output valid CO (1) f 16-bit counter frequency CNT (2) f Multiple FB internal operating frequency SYSTEM T I/O setup time before p-term clock input ...
Page 5
... T Incremental product term allocator delay PTA T Slew-rate limited delay SLEW Notes multiplied by the span of the function as defined in the XC9500 family data sheet. PTA DS065 (v4.3) April 3, 2006 Product Specification XC9572 In-System Programmable CPLD XC9572-7 XC9572-10 Min Max Min - 2 1 4.5 ...
Page 6
... XC9572 In-System Programmable CPLD XC9572 I/O Pins Function Macro- Block cell PC44 PC84 PQ100 TQ100 1 1 – – – – [1] [ – 13 [1] [ – – 20 [1] [ – – – – – [ – [1] [ – 75 [1] [ – – 80 [3] [ – – – Notes: 1. Global control piN. ...
Page 7
... R XC9572 Global, JTAG and Power Pins Pin Type PC44 I/O/GCK1 5 I/O/GCK2 6 I/O/GCK3 7 I/O/GTS1 42 I/O/GTS2 40 I/O/GSR 39 TCK 17 TDI 15 TDO 30 TMS 21,41 CCINT V 3.3V/5V 32 CCIO GND 10,23,31 No Connects - DS065 (v4.3) April 3, 2006 Product Specification XC9572 In-System Programmable CPLD PC84 PQ100 38,73,78 7,59,100 22,64 ...
Page 8
... Device Part Marking and Ordering Combination Information Device Type Package Speed Operating Range Speed Device Ordering and (pin-to-pin Part Marking Number delay) XC9572-7PC44C 7.5 ns XC9572-7PCG44C 7.5 ns XC9572-7PC84C 7.5 ns XC9572-7PCG84C 7.5 ns XC9572-7PQ100C 7.5 ns XC9572-7PQG100C 7.5 ns XC9572-7TQ100C 7.5 ns XC9572-7TQG100C 7.5 ns XC9572-10PC44C 10 ns XC9572-10PCG44C ...
Page 9
... Plastic Quad Flat Pack (PQFP) PQG100 100-pin Plastic Quad Flat Pack (PQFP); Pb-Free TQ100 100-pin Thin Quad Flat Pack (TQFP) TQG100 100-pin Thin Quad Flat Pack (TQFP); Pb-Free = –40° to +85°C A Revision www.xilinx.com XC9572 In-System Programmable CPLD Operating Package Type Range ) APRPW ( ...