XC5VLX110T-1FFG1136I Xilinx Inc, XC5VLX110T-1FFG1136I Datasheet - Page 82

IC FPGA VIRTEX-5 110K 1136FBGA

XC5VLX110T-1FFG1136I

Manufacturer Part Number
XC5VLX110T-1FFG1136I
Description
IC FPGA VIRTEX-5 110K 1136FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXTr

Specifications of XC5VLX110T-1FFG1136I

Number Of Logic Elements/cells
110592
Number Of Labs/clbs
8640
Total Ram Bits
5455872
Number Of I /o
640
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1136-BBGA, FCBGA
For Use With
HW-V5-ML523-FXT-UNI-G-J - BOARD EVAL FOR VIRTEX-5HW-V5-ML523-FXT-UNI-G - BOARD EVAL FOR VIRTEX-5HW-V5-ML523-UNI-G - EVALUATION PLATFORM VIRTEX-5
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VLX110T-1FFG1136I
Manufacturer:
XILINX
Quantity:
2
Part Number:
XC5VLX110T-1FFG1136I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX110T-1FFG1136I
Manufacturer:
XILINX
0
Part Number:
XC5VLX110T-1FFG1136I
0
Part Number:
XC5VLX110T-1FFG1136I4116
Manufacturer:
XILINX
0
Chapter 2: Clock Management Technology
82
It is also possible to use the DCM to drive a PLL. This setup reduces the overall jitter of
both the source clock and the DCM clock output. In this case, only up to two of the DCM
output clocks can drive the PLL. Therefore, only up to two DCM clocks can access the PLL
and benefit from the reduced jitter.
Figure 2-15
illustrates the direct connection between DCM and PLL within a CMT. Only one DCM
output can drive PLL using the direct connection within a CMT without routing through a
global buffer (BUFG). The DCM and PLL can be within the same or different CMTs.
Figure 2-16
between the DCM clocks driving the PLL input clocks. The DCM and PLL can be within
the same or different CMTs. Refer to
information on PLLs.
X-Ref Target - Figure 2-15
and
illustrates two DCMs driving a PLL. In this case, BUFG must also be inserted
Figure 2-15: Direct Connection between DCM and PLL
Figure 2-16
IBUFG
www.xilinx.com
illustrate two scenarios of the DCM driving a PLL.
CLKIN1
CLKFBIN
RST
CLKIN
CLKFBIN
RST
Chapter 3, Phase-Locked Loops (PLLs)
DCM
PLL
CLKFBOUT
CLKFX180
CLK2X180
CLKOUT0
CLKOUT1
CLKOUT2
CLKOUT3
CLKOUT4
CLKOUT5
CLK180
CLK270
CLKDV
CLK2X
CLKFX
CLK90
CLK0
ug190_2_16_040906
BUFG
BUFG
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
for more
Figure 2-15

Related parts for XC5VLX110T-1FFG1136I