101-0539 Rabbit Semiconductor, 101-0539 Datasheet
101-0539
Specifications of 101-0539
101-539
Related parts for 101-0539
101-0539 Summary of contents
Page 1
...
Page 2
Notice to Users ® ® ™ ® ...
Page 3
s ...
Page 4
s ...
Page 5
s ...
Page 6
s ...
Page 7
$ $ s ...
Page 8
Acronym EPROM Erasable Programmable Read-Only Memory EEPROM Electronically Erasable Programmable Read-Only Memory LCD Liquid Crystal Display LED Light-Emitting Diode NMI Nonmaskable Interrupt PIO Parallel Input/Output Circuit (Individually Programmable Input/Output) PRT Programmable Reload Timer RAM Random Access Memory RTC Real-Time Clock ...
Page 9
Table 3. Typographic Conventions Example while Courier font (bold) indicates a program, a fragment of a program Dynamic C keyword or phrase. // IN-01… Program comments are written in Courier font, plain face. Italics Indicates that something should ...
Page 10
s ...
Page 11
s ...
Page 12
Battery D1 J4 RN1 J6 U13 J5 SCC U14 SW1 U20 H12 J7 MV1 MV2 MV3 MV4 MV5 MV6 H13 H14 H15 ...
Page 13
$ $ s ...
Page 14
Table 1-1. BL1700 Series Features Model 18.432 MHz clock, 16 protected digital inputs, 16 high- BL1700 voltage sinking outputs, 4 full-duplex serial channels, 10 A/D channels, PLCBus expansion port. BL1710 BL1700 without A/D channels. BL1720 BL1700 with two serial channels ...
Page 15
$ s ...
Page 16
$ s ...
Page 17
s ...
Page 18
( s ...
Page 19
BL1700 H12 H4 J1 9-pin ...
Page 20
To PC COM Port RJ-12 to DB-9 Adapter 6-pin RJ-12 Male s 6-conductor, RJ-12 Cable 6-pin RJ-12 Male Marked Conductor to Pin 1 CM7200 Pin 1 Core module ...
Page 21
$ ! s ...
Page 22
$ s ...
Page 23
s ...
Page 24
Table 3-1. BL1700 Jumper Settings for Run/Program Modes Operating Header Mode H4 Program Mode Run Mode s Permissible Activities Compile a program. Run a program under debugger control. Run a program without “polling.” See your Dynamic C manuals ...
Page 25
RN1 C5 R7 0.125 dia R6 R3 U13 J5 SW1 D2 U20 H12 MV1 MV2 MV3 MV4 MV5 MV6 H1 R10 R13 U14 C7 ...
Page 26
Compile $ s Compile F3 ...
Page 27
RS-232 (Ch 0) RS-232 or RS-485 (Ch 1) RS-232 or RS-485 (Ch A) RS-232 or RS-485 (Ch B) LED 16 HVA [00 –15] Digital Inputs 16 HVB [00 –15] 2543 Z180 ADC SCC Ref. RAM Battery RTC CM7200 GND Input ...
Page 28
Z180 Clocked Serial I/O (2) PRTs DMA Request (2) Serial Ports DMA End (2) DMA Channels Interrupt MMU Supervisor Watchdog Timer VBAT Power Failure Warning Reset Control Battery Backup Control s A6–A8 Decoder A0–A19 SRAM EPROM 32K–512K 32K–512K VRAM RTC ...
Page 29
Battery J4 D1 RN1 U13 J5 SCC U14 SW1 U20 H12 MV1 MV2 MV3 MV4 MV5 MV6 H13 H14 H15 U10 U16 U21 ...
Page 30
Bank Bank B ...
Page 31
FD s ...
Page 32
Table 3-2. BL1700 Bank A Digital Input Jumper Configurations Channel Inputs Pulled Up HVA 8–11 Bank A Channels 8–11 (Physical Channels 24–27) HVA 12–15 Bank A Channels 12–15 (Physical Channels 28–31) HVA 0–7 Bank A Channels 0–7 (Physical Channels 16–23) ...
Page 33
Table 3-3. BL1700 Bank B Digital Input Jumper Configurations Channel Inputs Pulled Up HVB 0–3 Bank B Channels 0–3 (Physical Channels 0–3) HVB 4–7 Bank B Channels 4–7 (Physical Channels 4–7) HVB 8–15 Bank B Channels 8–15 (Physical Channels 8–15) ...
Page 34
s ...
Page 35
Table 3-4. BL1700 Bank B Digital Output Jumper Configurations Bank B HVB 0–7 Channels 0–7 HVB 8–15 Channels 8–15 $ Jumper Settings Sinking Outputs FD FD Sourcing Outputs s ...
Page 36
Table 3-5. BL1700 Bank A Digital Output Jumper Configurations Bank A Sinking Outputs HVA 8–15 Channels 8–15 HVA 0–7 Channels 0– Jumper Settings Sourcing Outputs ...
Page 37
FD s ...
Page 38
W FD Table 3-6. Representative Analog Input Setups Input Voltage Range (V) -10.0 to +10.0 -5.0 to +5.0 -2.5 to +2.5 -2.0 to +2.0 -1.0 to +1.0 -0.5 to +0.5 -0.25 to +0.25 -0.10 to +0. ...
Page 39
V Optional Excitation Resistor – VRn VRn Table 3-7. Gain and Bias Resistors Channel ANA0 ANA1 ANA2 ANA3 ANA4 ANA5 ANA6 ANA7 W 0.01 µF Rgain Rbias R R bias gain R20 R21 R19 ...
Page 40
max R gain g 10,000 min W . ...
Page 41
VR0 V IN max bias R bias 000 . V bias ...
Page 42
Out of range 2.5 0 BL1700 Analog Input (V) s A/D converter's input voltage limit Op-amp output voltage deviation arising from resistor variations Out of range 10 ...
Page 43
BL1700 Analog Input (V) A/D converter's input voltage limit Op-amp output voltage deviation arising from resistor variations 10 s ...
Page 44
V VRn VREF VOUT - gain VR0 s 0.01 µF Rgain – + Rbias VRn+ VR0 - . - VOUT ANA0–ANA7 ...
Page 45
0. ...
Page 46
Table 3-8. Internal Test Voltages Channel Channel 11 Channel 12 Channel Internal Voltage Read (VREF+ – VREF ) ÷ 2 VREF VREF+ ...
Page 47
$ s ...
Page 48
Table 3-9. Serial Channel Configuration Options Channel Channel 0 Three-wire or five-wire RS-232 only Channel 1 Two-wire RS-485 or three-wire RS-232 Channel A Two-wire RS-485 or five-wire RS-232, plus DCD and DTR Channel B Two-wire RS-485 or five-wire RS-232 s ...
Page 49
Table 3-10. Serial Channel Configuration Jumper Settings Channel RS-232 Communication Channel 0 Channel 1 Channel A Channel B Jumper Settings RS-485 Communication No jumper settings ...
Page 50
Table 3-11. Serial Channel Configuration Jumper Settings Channel SCC Option Channel A /DREQ0 used for SCC Channel A Channel B /DREQ1 used for SCC Channel B Channel A and Channel B /INT0 used for serial communication on Channel A and ...
Page 51
W s ...
Page 52
H13 H13 H13 H13 s BL1700 H14 H15 BL1700 H14 H15 BL1700 H14 H15 BL1700 H14 H15 Enable termination resistors on the master controller and end controller only ...
Page 53
Table 3-12. Termination Resistor Jumper Settings Channel Termination Resistors Channel 0 Channel 1 Channel A Channel B Jumper Settings Termination Resistors Enabled No RS-485 available Disabled s ...
Page 54
Channel 0 Channel A s Channel 1 Channel B ...
Page 55
Table 3-13. BL1700 PLCBus Jumper Settings /INT1 used as /AT on PLCBus $ /INT1 external use only FD s ...
Page 56
s ...
Page 57
...
Page 58
Table 4-1. BL1700 Software Libraries Library AASC.LIB All BL1700 serial communication applications AASCURT2.LIB XP8700 applications only EZIOBL17.LIB All BL1700 applications EZIOPBDV.LIB All expansion board applications EZIOPLC2.LIB All expansion board applications STEP2.LIB XP8800 applications only $ s Application ...
Page 59
s ...
Page 60
Table 4-2. Digital Input Addresses Bank Bank B Header H10 Channels HVB00–HVB07 HVB08–HVB15 HVA08–HVA15 HVA00–HVA07 Physical 0–7 Channels Address 0x4040 8–15 24–31 0x4041 0x4042 Bank A H9 16–23 0x4043 ...
Page 61
s ...
Page 62
Table 4-3. Digital Output Addresses Bank B Address HVB00–HVB15 0 0x4100 1 0x4100 2 0x4100 3 0x4100 H10 4 0x4100 5 0x4100 6 0x4100 7 0x4100 8 0x4108 9 0x4108 10 0x4108 11 0x4108 H7 12 0x4108 13 0x4108 14 ...
Page 63
s ...
Page 64
Composite Edge = 52.08 s Single Edge = 13.02 s Next Possible Transisition 52. Wave Period: 13.33 ms (256 - n x 52. number of divisions per period 256 ...
Page 65
, s ...
Page 66
s . ...
Page 67
! s ...
Page 68
Table 4-4. Analog-to-Digital Converter Modes Parameter datalen 0 – 12-bit data length 1 – 8-bit data length 2 – 12-bit data length 3 – 16-bit data length dataformat 0 – most significant bit first 1 – least significant bit ...
Page 69
! s ...
Page 70
$ $ $ s ...
Page 71
$ . s ...
Page 72
s ...
Page 73
T PPENDIX s ...
Page 74
! s ...
Page 75
! s ...
Page 76
$ s ...
Page 77
S PPENDIX s ...
Page 78
Table B-1. BL1700 General Specifications Parameter Board Size Operating Temperature Humidity Power Digital Inputs Digital Outputs Analog Inputs Analog Outputs Resistance Measurement Input Processor Clock SRAM Flash EPROM Serial Ports Serial Rate Watchdog Time/Date Clock Backup Battery s Specification 4.20 ...
Page 79
Battery J4 D1 RN1 J6 0.125 dia U13 J5 SCC U14 SW1 U20 H12 J7 MV1 MV2 MV3 MV4 MV5 MV6 H13 H14 H15 0.187 dia, 6x (4.7) 0.2 ...
Page 80
Table B-2. BL1700 Header Functions Header H1 Serial communication and interrupts (optional) H6 Digital input/output H7 Digital input/output H8 Analog input H9 Digital input/output H10 Digital input/output H11 Analog input H12 Channel 0 RS-232 serial communication port H13 Channel 1 ...
Page 81
Battery J4 D1 RN1 U13 J5 SCC U14 SW1 U20 H12 MV1 MV2 MV3 MV4 MV5 MV6 H13 H14 H15 Table B-4. Standard BL1700 Jumper Settings Header Pins 1–2 Connect for HVB00–HVB07 ...
Page 82
Table B-4. Standard BL1700 Jumper Settings (continued) Header Pins Connect for HVA08–HVA11 inputs 1–3 pulled up Connect for HVA08–HVA11 inputs 3–5 pulled down Connect for HVA12–HVA15 inputs 2–4 pulled up Connect for HVA12–HVA15 inputs 4–6 pulled down J2 Connect for ...
Page 83
Table B-4. Standard BL1700 Jumper Settings (concluded) Header Pins Connect to enable 5-wire RS-232 on 1–3 Channel B Connect to enable 2-wire RS-485 for 3–5 Channel B Connect to allow /DREQ0 to be used for 2–4 Channel A Connect to ...
Page 84
Table B-5. BL1700 Jumper Settings for Optional Inputs/Outputs Header Pins 1–2 Connect for HVA00–HVA07 sinking output 3–4 1–3 Connect for HVA00–HVA07 sourcing output 4–4 H2 5–6 Connect for HVA08–HVA15 sinking output 7–8 5–7 Connect for HVA08–HVA15 sourcing output 6–8 1–3 ...
Page 85
Table B-6. BL1700 Protected Digital Input Specifications Protected Digital Inputs Input Voltage Logic Threshold Input Current Leakage Current Noise/Spike Filter Frequency Response (worst case) Absolute Maximum Rating - +24 V DC, protected against spikes to ±48 V ...
Page 86
...
Page 87
Table B-7. High-Voltage Driver Characteristics Characteristic IC Number of Channels Max. Current per Channel (all channels ON) Voltage Source Range Package Power Dissipation Max. Current (all channels ON) Max. Collector-Emitter Voltage (VCE) Derating Output Flyback Diode (K) Max. Diode-Drop Voltage ...
Page 88
$ $ s ...
Page 89
PPENDIX T (FWT DIN R s ...
Page 90
Battery R10 SCC Standoff, to 4-40 screws CM7200 R13 FWT-Opto FWT38 FWT-A/D ...
Page 91
Table C-1. FWT38 Specifications Parameter Total I/O Channels Screw Terminal Pitch Maximum Wire Gauge Quick-Disconnect Capability Wire Orientation Specification 16 3.81 mm 28-16 AWG Wiring banks can be unplugged from the board separately (Phoenix Combicon type connection) Top-exiting wires ...
Page 92
FWT38 Bank GND K Table C-2. FWT50 Specifications Parameter Total I/O Channels Screw Terminal Pitch Maximum Wire Gauge Quick-Disconnect Capability Wire Orientation s FWT38 Bank ...
Page 93
FWT50 Bank GND GND K K FWT50 Bank ...
Page 94
Table C-3. FWT-Opto Specifications Parameter Total Input Channels Screw Terminal Pitch Maximum Wire Gauge Quick-Disconnect Capability Wire Orientation Input Protection Range Maximum Input Voltage Guaranteed Input Switching Threshold ± Specification 16 optically isolated input channels only 3.81 ...
Page 95
FWT-Opto Bank A COM1 COM3 COM2 COM4 FWT-Opto Bank B COM3 COM1 COM4 COM2 04 12 ...
Page 96
COM1 4 ...
Page 97
Table C-4. FWT-A/D Specifications Parameter Total Input Channels Screw Terminal Pitch Maximum Wire Gauge Quick-Disconnect Capability Wire Orientation Specification 10 5.00 mm 24-12 AWG Unplugs from the BL1700 board as a single unit Side-exiting wires A4- A5- GND A6- A7- ...
Page 98
! s ...
Page 99
S PPENDIX ...
Page 100
External Load ULN2803 500 mA/channel Freewheel Diode } Channels 0–7 } Channels 8–15 FD +DC K ...
Page 101
UDN2985 ( K Freewheel Diode } Channels 0–7 } Channels 8–15 +DC External Load s ...
Page 102
J1 Battery U15 U17 ...
Page 103
( s ...
Page 104
LOAD LOAD s To BL1700 K Connection To Load Power (+DC source) BL1700 K Connection Sinking Configuration To BL1700 High-Voltage Output To BL1700 K Connection To Load Power (+DC source) To BL1700 High-Current Output BL1700 K Connection Sourcing Configuration ...
Page 105
PLCB : PPENDIX s ...
Page 106
Table E-1. Z-World PLCBus Expansion Devices Device EXP-A/D12 Eight channels of 12-bit A/D converters SE1100 Four SPDT relays for use with all Z-World controllers XP8100 Series 32 digital inputs/outputs XP8200 “Universal Input/Output Board” —16 universal inputs, 6 high-current digital outputs ...
Page 107
Yellow wire on top From OP6000 KLB Interface Card Header J2 Pin 1 PLCBus Header Note position of connector relative to pin 1. s ...
Page 108
Table E-2. PLCBus Registers Register Address BUSRD0 C0 BUSRD1 C2 BUSRD2 C4 BUSRESET C6 BUSADR0 C8 BUSADR1 CA BUSADR2 CC BUSWR Read data, one way Read data, another way ...
Page 109
... 0010 xxxx xxxx 256 0011 xxxx xxxx 2,048 x0100 xxxxx xxxxx 2,048 x0101 xxxxx xxxxx 2,048 x0110 xxxxx xxxxx 2,048 x0111 xxxxx xxxxx 16,384 xx1000 xxxxxx xxxxxx 16,384 xx1001 xxxxxx xxxxxx 4 xx1010 1 1011 (expansion register) 4,096 xxxx1100 xxxxxxxx 1M xxxx1101 xxxxxxxx xxxxxxxx 16 xxxx1110 16 xxxx1111 s ...
Page 110
SHBUS0 SHBUS0+1 Bus expansion 4-Bit Devices Table E-4. Allocation of Registers A1 A2 000j 000j 000j 001j 000j 01xj 000j 10xj 000j 11xj 001j xxxj j controlled by board jumper x controlled by PAL s SHBUS1 SHBUS0+2 BUSADR0 BUSADR1 A3 ...
Page 111
Devices Table E-5. Dynamic C PLCBus Libraries Library Needed DRIVERS.LIB EZIOTGPL.LIB EZIOLGPL.LIB EZIOMGPL.LIB EZIOPLC.LIB EZIOPLC2.LIB PBUS_TG.LIB PBUS_LG.LIB PLC_EXP.LIB Controller All controllers BL1000 BL1100 BL1400, BL1500 BL1200, BL1600, PK2100, PK2200, ZB4100 BL1700 BL1000 BL1100, BL1300 BL1200, BL1600, PK2100, PK2200 s ...
Page 112
s ...
Page 113
s ...
Page 114
s ...
Page 115
s ...
Page 116
s ...
Page 117
PPENDIX s ...
Page 118
$ s ...
Page 119
Top View 3.60 (91.4) Side View 2.25 (57.2) 0.8 (20) 1.525 1.625 (38.7) (41.3) s ...
Page 120
s ...
Page 121
PPENDIX s ...
Page 122
DCIN 1N5230 1% Power Fails 15.0 14.0 13.0 12.0 11.0 10.0 9.0 8.0 7.0 6.0 5.0 4.0 3.0 2.0 1.0 691 Asserts PFO s VCC = +5 V PFI W Unregulated DC Regulated + ...
Page 123
Tip s ...
Page 124
s ...
Page 125
Table G-1. Z180 Internal I/O Registers Addresses 0x00–0x3F Address Name 0x00 CNTLA0 0x01 CNTLA1 0x02 CNTLB0 0x03 CNTLB1 0x04 STAT0 0x05 STAT1 0x06 TDR0 0x07 TDR1 0x08 RDR0 0x09 RDR1 0x0A CNTR 0x0B TRDR 0x0C TMDR0L 0x0D TMDR0H 0x0E RLDR0L ...
Page 126
Table G-1. Z180 Internal I/O Registers Addresses 0x00–0x3F (concluded) Address Name 0x18 FRC 0x19–0x1F — 0x20 SAR0L 0x21 SAR0H 0x22 SAR0B 0x23 DAR0L 0x24 DAR0H 0x25 DAR0B 0x26 BCR0L 0x27 BCR0H 0x28 MAR1L 0x29 MAR1H 0x2A MAR1B 0x2B IAR1L 0x2C ...
Page 127
Table G-2. BL1700 External I/O Device Registers Address Name 0x4000 EN485A 0x4040 ENDI1 0x4040 TE485B 0x4042 ENDI2 0x4042 TE485A 0x40C0 ADEOC 0x40D0 ADOUT 0x40D0 ADIN 0x40D0 ADCS 0x40D0 ADCLK 0x40E0 LCD 0x40F0 /STB 0x4100 /ENHV1 0x4108 /ENHV2 0x4110 /ENHV3 0x4118 ...
Page 128
Table G-3. Epson 72423 Timer Registers 0x4180–0x418F Address Name 4180 SEC1 4181 SEC10 4182 MIN1 4183 MIN10 4184 HOUR1 4185 HOUR10 4186 DAY1 4187 DAY10 4188 MONTH1 4189 MONTH10 418A YEAR1 418B YEAR10 4180C WEEK 418D TREGD 418E TREGE 418F ...
Page 129
$ ( $ s ...
Page 130
Table G-4. Interrupt Vectors for Z180 Internal Devices Address Name 0x00 INT1_VEC 0x02 INT2_VEC 0x04 PRT0_VEC 0x06 PRT1_VEC 0x08 DMA0_VEC 0x0A DMA1_VEC 0x0C CSIO_VEC 0x0E SER0_VEC 0x10 SER1_VEC s Description /INT1 /INT2 PRT timer Channel 0 PRT timer Channel 1 ...
Page 131
Table G-5. Interrupt Priorities (Highest Priority) (Lowest Priority) Interrupt Priorities Trap (Illegal Instruction) NMI (Nonmaskable Interrupt) INT 0 (Maskable Interrupt, Level 0) INT 1 (Maskable Interrupt, Level 1) INT 2 (Maskable Interrupt, Level 2) PRT Timer Channel 0 PRT Timer ...
Page 132
s ...
Page 133
! s ...
Page 134
N × f × ...
Page 135
s ...
Page 136
$ s ...
Page 137
f ³ ³ ...
Page 138
...
Page 139
• s ...
Page 140
s ...
Page 141
B PPENDIX s ...
Page 142
s ...
Page 143
s ...
Page 144
s ...
Page 145
I NDEX s ...
Page 146
Compile s ...
Page 147
See s ...
Page 148
See ...
Page 149
s ...
Page 150
s ...
Page 151
s ...
Page 152
s ...
Page 153
S ...
Page 154
...