KSZ8893MBL Micrel Inc, KSZ8893MBL Datasheet - Page 112

IC MANAGED SW 10/100 100-LFBGA

KSZ8893MBL

Manufacturer Part Number
KSZ8893MBL
Description
IC MANAGED SW 10/100 100-LFBGA
Manufacturer
Micrel Inc
Datasheet

Specifications of KSZ8893MBL

Controller Type
Ethernet Switch Controller
Interface
MII, RMII, SNI
Voltage - Supply
3.1 V ~ 3.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-LFBGA
Number Of Primary Switch Ports
3
Internal Memory Buffer Size
32
Operating Supply Voltage (typ)
3.3V
Fiber Support
Yes
Integrated Led Drivers
Yes
Power Supply Type
Analog/Digital
Data Rate (typ)
10/100Mbps
Vlan Support
Yes
Operating Temperature (max)
70C
Operating Temperature (min)
0C
Mounting
Surface Mount
Jtag Support
No
Operating Supply Voltage (max)
3.5V
Operating Supply Voltage (min)
3.1V
Operating Temperature Classification
Commercial
Data Rate
100Mbps
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
576-1603 - EVAL KIT EXPERIMENTAL KSZ8893MQL
Current - Supply
-
Lead Free Status / RoHS Status
Compliant, Lead free / RoHS Compliant
Other names
576-3090

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
KSZ8893MBL
Manufacturer:
Micrel
Quantity:
1 272
Part Number:
KSZ8893MBL
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8893MBL TR
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8893MBLI
Manufacturer:
Micrel
Quantity:
2 022
Part Number:
KSZ8893MBLI
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8893MBLI
0
Micrel, Inc.
KSZ8893MQL/MBL
Reset Circuit
The reset circuit in Figure 32 is recommended for powering up the KSZ8893MQL/MBL if reset is triggered only by
the power supply.
VCC
D1: 1N4148
D1
R 10K
KS8893M
RST
C 10uF
Figure 32. Recommended Reset Circuit
The reset circuit in Figure 33 is recommended for applications where reset is driven by another device (e.g., CPU,
FPGA, etc),.
At power-on-reset, R, C and D1 provide the necessary ramp rise time to reset the
KSZ8893MQL/MBL device. The RST_OUT_n from CPU/FPGA provides the warm reset after power up.
VCC
R 10K
D1
KS8893M
CPU/FPGA
RST
RST_OUT_n
D2
C 10uF
D1, D2: 1N4148
Figure 33. Recommended Reset Circuit for interfacing with CPU/FPGA Reset Output
December 2007
112
M9999-121007-1.5

Related parts for KSZ8893MBL