DS3112 Maxim Integrated Products, DS3112 Datasheet - Page 95

IC MUX TEMPE T3/E3 256-BGA

DS3112

Manufacturer Part Number
DS3112
Description
IC MUX TEMPE T3/E3 256-BGA
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS3112

Controller Type
Framer, Multiplexer
Interface
Parallel/Serial
Voltage - Supply
3.135 V ~ 3.465 V
Current - Supply
150mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
256-PBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS3112
Manufacturer:
DS
Quantity:
45
Part Number:
DS3112
Manufacturer:
THAILD
Quantity:
72
Part Number:
DS3112
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3112+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Part Number:
DS3112+
Manufacturer:
VISHAY
Quantity:
23 212
Part Number:
DS3112+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3112+
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS3112+W
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3112D1
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3112D1
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS3112D1+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3112N+
Manufacturer:
DALLAS
Quantity:
20 000
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bit #
Name
Default
Note: Bits that are underlined are read-only; all other bits are read-write.
Bit 0: Transmit Packet End (TEND).
Bit 2: Transmit FIFO Low Watermark (TLWM).
Bit 4: Receive FIFO High Watermark (RHWM).
Bit 5: Receive Packet Start (RPS).
Bit 6: Receive Packet End (RPE).
Bit 7: Transmit FIFO Underrun (TUDR).
Bit 13: Receive FIFO Overrun (ROVR).
Bit 15: Receive Abort Sequence Detected (RABT).
0 = interrupt masked
1 = interrupt unmasked
0 = interrupt masked
1 = interrupt unmasked
0 = interrupt masked
1 = interrupt unmasked
0 = interrupt masked
1 = interrupt unmasked
0 = interrupt masked
1 = interrupt unmasked
0 = interrupt masked
1 = interrupt unmasked
0 = interrupt masked
1 = interrupt unmasked
0 = interrupt masked
1 = interrupt unmasked
TUDR
RABT
15
7
0
0
RPE
14
6
0
IHSR
Interrupt Mask for HDLC Status Register
88h
ROVR
RPS
13
5
0
0
RHWM
95 of 133
12
4
0
11
3
TLWM
10
2
0
1
9
TEND
DS3112
0
0
8

Related parts for DS3112