PIC16F877-20/P Microchip Technology Inc., PIC16F877-20/P Datasheet - Page 86

no-image

PIC16F877-20/P

Manufacturer Part Number
PIC16F877-20/P
Description
40 PIN, 7 KB FLASH, 368 RAM, 33 I/O
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC16F877-20/P

A/d Inputs
8-Channel, 10-Bit
Comparators
2
Cpu Speed
5 MIPS
Eeprom Memory
256 Bytes
Frequency
20 MHz
Input Output
33
Interface
I2C/SPI/USART
Memory Type
Flash
Number Of Bits
8
Package Type
40-pin PDIP
Programmable Memory
14K Bytes
Ram Size
368 Bytes
Serial Interface
MSSP, USART
Speed
20 MHz
Timers
2-8-bit, 1-16-bit
Voltage, Range
2-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC16F877-20/P
Manufacturer:
MICROCHIP
Quantity:
510
Part Number:
PIC16F877-20/P
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC16F877-20/PQ
Manufacturer:
LT
Quantity:
1 944
Part Number:
PIC16F877-20/PQ
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC16F877-20/PT
Manufacturer:
NUVOTON
Quantity:
5 600
Part Number:
PIC16F877-20/PT
Manufacturer:
Microchip Technology
Quantity:
1 820
Part Number:
PIC16F877-20/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC16F877-20/PT
Manufacturer:
MIC
Quantity:
20 000
Part Number:
PIC16F877-20/PT
0
PIC16F87X
9.2.12
Master mode reception is enabled by programming the
Receive Enable bit, RCEN (SSPCON2<3>).
The baud rate generator begins counting, and on each
rollover, the state of the SCL pin changes (high to low/
low to high), and data is shifted into the SSPSR. After
the falling edge of the eighth clock, the receive enable
flag is automatically cleared, the contents of the
SSPSR are loaded into the SSPBUF, the BF flag is set,
the SSPIF is set, and the baud rate generator is sus-
pended from counting, holding SCL low. The SSP is
now in IDLE state, awaiting the next command. When
the buffer is read by the CPU, the BF flag is automati-
cally cleared. The user can then send an Acknowledge
bit at the end of reception, by setting the Acknowledge
Sequence Enable bit, ACKEN (SSPCON2<4>).
DS30292C-page 84
Note:
The SSP module must be in an IDLE state
before the RCEN bit is set, or the RCEN bit
will be disregarded.
I
2
C MASTER MODE RECEPTION
9.2.12.1
In receive operation, BF is set when an address or data
byte is loaded into SSPBUF from SSPSR. It is cleared
when SSPBUF is read.
9.2.12.2
In receive operation, SSPOV is set when 8 bits are
received into the SSPSR, and the BF flag is already set
from a previous reception.
9.2.12.3
If the user writes the SSPBUF when a receive is
already in progress (i.e., SSPSR is still shifting in a data
byte), then WCOL is set and the contents of the buffer
are unchanged (the write doesn’t occur).
BF Status Flag
SSPOV Status Flag
WCOL Status Flag
2001 Microchip Technology Inc.

Related parts for PIC16F877-20/P