HV748K6-G Supertex, HV748K6-G Datasheet
HV748K6-G
Specifications of HV748K6-G
Related parts for HV748K6-G
HV748K6-G Summary of contents
Page 1
... GREF Supertex inc. Ultrasound Pulser General Description The Supertex HV748 is a four-channel, monolithic, high voltage, high speed pulse generator designed for portable medical ultrasound applications. This high voltage and high speed integrated circuit can also be used for piezoelectric, capacitive or MEMS sensing in ultrasonic nondestructive detection and sonar ranger applications ...
Page 2
... Logic control signals Supertex inc. 48-Lead QFN 7.00x7.00mm body 1.00mm height (max) 0.50mm pitch HV748K6-G Value 0V -0.5V to +7.0V -0.5V to +14V -0.5V to +14V -0.5V to +14V +170V -0.5V to +85V +0.5V to –85V -0.5V to +7.0V -0.5V to +7.0V +170V +170V +170V +170V -40°C to 125°C -65°C to 150°C 29° ...
Page 3
... UVDD threshold UVLL threshold UVVF OTP flag output low voltage OL_OTP Max. open drain output I current OTP T Over-temperature threshold OTP T OTP output reset hysteresis HYS Supertex inc +3.3V +9.0V Min Typ Max 1.2 1.8 to 3.3 5.0 8.0 9 -12) (V -9. +8.0) (V +9.0) (V +12 ...
Page 4
... Enable time EN t Disable time DIS t Delay time on inputs rise dr t Delay time on inputs fall df Δt Delay time matching DELAY t Delay on mode change dm t Delay jitter on rise or fall j * Guaranteed by design. Supertex inc +3.3V +9V Min Typ Max 1. 100* - Min Typ Max 1 ...
Page 5
... Switch AC Test Timing Diagram NINx PINx Output V OTP EN EN_PWR MC0 MC1 PIN1 NIN1 PINx TXPx Supertex inc. 90 10 SUB SUB Level P-Driver Translator Level N-Driver Translator 1of n Channels REF V 50% NINx t dfp t drp I t OUT drn 50% 0A TXNx 0A 1235 Bordeaux Drive, Sunnyvale, CA 94089 ...
Page 6
... MC1 Output current mode control pins, see Drive Mode Control Table. 15 MC0 Substrate of the IC, Substrate bottom is internally connected to the central thermal pad on Thermal Pad 16 the bottom of package. (VSUB) It must be connected to VSUB, the most positive potential of the IC externally. Supertex inc. PIN NIN ...
Page 7
... Thermal Pad 45 the bottom of package. (VSUB) It must be connected to VSUB, the most positive potential of the IC externally Chip power enable Hi = on, Low = off. 47 GREF Logic Low reference, logic ground (0V). 48 VLL Logic Hi voltage reference input (+3.3V). Supertex inc 1235 Bordeaux Drive, Sunnyvale, CA 94089 ...
Page 8
... This dimension is not specified in the JEDEC drawing. † This dimension differs from the JEDEC drawing. Drawings are not to scale. Supertex Doc.#: DSPD-48QFNK67X7P050, Version C041009. (The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.) does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives Supertex inc ...