MCP795W10-I/SL Microchip Technology, MCP795W10-I/SL Datasheet - Page 38

• Manufacturer Part Number: MCP795W10-I/SL
• Description: SPI GPP RTCC, 1Kb EE, 64B SRAM, WD Timer, Event Detect, ID 14 SOIC .150in TUBE
• Manufacturer: Microchip Technology

MCP795WXX/MCP795BXX
10.0
The MCP795XXX has both on-board EEPROM mem-
ory and battery-backed SRAM. The SRAM is arranged
as 64 x 8 bytes and is retained when V
removed. The EEPROM is organized as 256/128 x 8
bytes. The EEPROM is nonvolatile and does not
require V
10.1
The SRAM array is a battery-backed-up array of 64
bytes. The SRAM is accessed using the Read and
Write commands, starting at address 0x20h.
Upon power-up the SRAM locations are in an unde-
fined state but can be set to a known value using the
CLRRAM instruction
10.1.1
The MCP795XXX contains a Real-Time Clock and Cal-
endar. The RTCC registers and SRAM array are
accessed using the same commands. The RTCC reg-
isters and SRAM array are powered internally from the
switched supply that is either connected to V
supply. No external read/write operations are permitted
when the device is running from the V
Table 1-2
bytes and format for device operation.
FIGURE 10-1:
DS22280B-page 38
SCK
CS
SO
SI
The address will rollover to the start of either the RTCC registers or SRAM array.
ON-BOARD MEMORY
SRAM
BAT
contains a list of the possible instruction
SRAM/RTCC OPERATION
supply for retention.
0
0
0
1
(Figure
0
2
Instruction
READ SEQUENCE
1
3
9-8).
0
4
0
5
High-Impedance
1
BAT
6
1
CC
supply.
7
CC
A7
supply is
8
or V
6
9 10 11 12 13 14 15 16 17 18 19 20 21 22
Preliminary
BAT
5
Address Byte
4
3
10.1.2
The part is selected by pulling CS low. The 8-bit READ
instruction is transmitted to the MCP795W20 followed
by the 8-bit address (A7 through A0). After the correct
READ instruction and address are sent, the data stored
in the memory at the selected address is shifted out on
the SO pin. The data stored in the memory at the next
address can be read sequentially by continuing to pro-
vide clock pulses. The internal Address Pointer is auto-
matically incremented to the next higher address after
each byte of data is shifted out.
As the RTCC registers are separate from the SRAM
array, when reading the RTCC registers set the
address will wrap back to the start of the RTCC regis-
ters. Also when an address within the SRAM array is
loaded the internal Address Pointer will wrap back to
the start of the SRAM array. The READ instruction can
be used to read the registers and array indefinitely by
continuing to clock the device. The read operation is
terminated by raising the CS pin
10.1.3
As the RTCC registers and SRAM array do not require
the WREN sequence like the nonvolatile memory, the
user may proceed by setting the CS low, issuing the
WRITE instruction, followed by the address, and then
the data to be written. As no write cycle is required for
the RTCC registers and SRAM array the entire con-
tents can be written in a single command.
For the last data byte to be written to the RTCC regis-
ters and SRAM array, the CS must be brought high
after the last byte has been clocked in. If CS is brought
high at any other time, the last byte will not be written.
Refer to
the write sequence.
2
1 A0
Figure 10-2
READ SEQUENCE
WRITE SEQUENCE
7
6
 2011-2012 Microchip Technology Inc.
for more detailed illustrations on
5
Don’t Care
Data Out
4
3
(Figure
2
1
10-1).
0
23