CYV270M0101EQ-SXC Cypress Semiconductor Corp, CYV270M0101EQ-SXC Datasheet
CYV270M0101EQ-SXC
Specifications of CYV270M0101EQ-SXC
Related parts for CYV270M0101EQ-SXC
CYV270M0101EQ-SXC Summary of contents
Page 1
... The equalizer meets SMPTE 259M data rates and is optimized CYV270M0101EQ is optimized to equalize up to 350m of Canare L-5CFB and Belden 1694A coaxial cable at 270 Mbps. The CYV270M0101EQ connects seamlessly to the HOTLink II family of transceivers and HOTLink receivers. ...
Page 2
... Equalizer Block Diagram CYV270M0101EQ Adaptive Video Cable Equalizer Block Diagram CYV270M0101EQ Adaptive Video Cable Equalizer Block Diagram Cable Length Analog Adjustor and Mute MCLADJ Threshold Block DC Restore SDI, SDI Equalizer Pinouts Figure 1. Pin Diagram - 16 Pin SOIC (Top View) CLI VCC GND ...
Page 3
... Table 1. Pin Descriptions - CYV270M0101EQ Single Channel Cable Equalizer Name IO Characteristics Signal Description Control Signals CLI Analog Output CD/MUTE LVTTL IO MCLADJ Analog Input BYPASS LVTTL Input AGC± Analog SDO, SDO Differential Output SDI, SDI Differential Input Power VCC Power GND Gnd Document Number: 001-06830 Rev ...
Page 4
... MCLADJ setting is overwritten. BYPASS The CYV270M0101EQ has a bypass mode that allows the user to bypass the equalizer’s equalization and DC restoration functions. When the Bypass mode is tied to V presented at the equalizer’s differential serial inputs (SDI, SDI) is routed to the equalizer’ ...
Page 5
... Production test. 2. Calculated results from production test. 3. Not tested. Based on characterization. Document Number: 001-06830 Rev. *B Power Up Requirements The CYV270M0101EQ contains one power supply. The voltage on any input or IO pin must not exceed the power pin during power up. Operating Range Range Commercial + 0 ...
Page 6
... Mbps Belden 1694A: 0-350m Canare L-5CFB: 0-350m 800 mV transmit amplitude Equalizer pathological pattern 20% - 80% [3, 4] – SD Color Bar Pattern – – Single-ended Single-ended Single-ended CYV270M0101EQ Min Typ Max Unit 143 – 360 Mbps [5] 500 1200 mV 450 700 950 ...
Page 7
... Typical Performance Graphs (Unless otherwise stated 3.3V Figure 2. MCLADJ Input Voltage vs. Belden 1694A Cable Length at SD-SDI Data Rate Figure 3. CLI Output Voltage vs. Belden 1694A Cable Length at SD-SDI Data Rate Document Number: 001-06830 Rev 25° CYV270M0101EQ Page [+] Feedback [+] Feedback ...
Page 8
... Typical Application Circuit Figure 4. Interfacing CYV270M0101EQ to the HOTLink II SerDes IN1 IN1 − R18 AMC HA R RFE FMOD MOD − RX MOD CYV15G0101DXB Document Number: 001-06830 Rev +3.3V +3.3V C12 C10 0. 01 μF 0.01 μ − C11 CYV270M0101EQ CYV270M0101EQ BNC JACK 1 μF R16 C15 75Ω ...
Page 9
... Ordering Information Ordering Code CYV270M0101EQ-SXC Package Dimensions Document Number: 001-06830 Rev. *B Package Name Package Type SZ16.15 Pb-Free 16-Pin 150 Mil SOIC Figure 5. 16-Pin (150 Mil) SOIC S16.15 CYV270M0101EQ Operating Range 0 to 70°C 51-85068-*B Page [+] Feedback [+] Feedback ...
Page 10
... Document History Page Document Title: CYV270M0101EQ Adaptive Video Cable Equalizer Document Number: 001-06830 Issue Rev. Ecn No. Date ** 427547 SEE ECN *A 663916 SEE ECN *B 1396423 SEE ECN © Cypress Semiconductor Corporation, 2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product ...