DS1481S Maxim Integrated Products, DS1481S Datasheet

no-image

DS1481S

Manufacturer Part Number
DS1481S
Description
IC BUS MASTER 1 WIRE 14-SOIC
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS1481S

Interface
1-Wire
Voltage - Supply
2.7 V ~ 5.5 V
Package / Case
14-SOIC (3.9mm Width), 14-SOL
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Applications
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS1481S
Manufacturer:
DALLAS
Quantity:
98
Part Number:
DS1481S
Quantity:
22
Part Number:
DS1481S
Manufacturer:
DALLAS
Quantity:
20 000
FEATURES
DESCRIPTION
The DS1481 is a dedicated 1-Wire
parallel port controller to provide the necessary interface to the host processor. Busy signals allow the
host processor to perform other tasks while 1-Wire “time-slots” are completed. The DS1481 also saves
the state of D/CLK and RES, allowing print spoolers to operate without affecting 1-Wire communication.
DS1481 based devices can be cascaded. The first device’s O1/BSY1 and O2/BSY2 connect to the PC
printer port’s BUSY and SELECT OUT signals (pins 11 and 13 respectively). The next DS1481 connects
its O1/BSY1 and O2/BSY2 to the first device’s I1 and I2 respectively. ENO of the first device connects
to ENI of the second device. More DS1481s can be stacked in a similar manner. The last device’s I1 and
I2 connect to BUSY and SELECT of the attached printer.
www.maxim-ic.com
1-Wire is a registered trademark of Dallas Semiconductor.
Provides a synchronous interface to Dallas
Semiconductor 1-Wire devices
Compatible with low power parallel ports
(can be used with microcontrollers)
Can be cascaded with other DS1481s
Allows print spooler and other processes to
run during 1-Wire I/O
Provides high speed communication with
overdrive capable devices
Space saving 14-pin (150 mil), SO package
Recommended for short 1-Wire networks
less than 3 inches. Longer 1-Wire lengths
can be achieved with the DS2480B.
®
timing generator. The device is normally used in conjunction with a
1 of 10
PIN CONFIGURATION
PIN DESCRIPTION
V
ENI
D/CLK
RES
O1/BSY1
O2/BSY2
GND
I1
I2
I/O
ENO
NC
1-Wire Bus Master with Overdrive
CC
O2/BSY2
O1/BSY1
D/CLK
Vcc
NC
ENI
RES
14-PIN SO (150 MIL)
1
2
5
7
3
4
6
- Supply
- Enable In
- Data/Clock
- Reset
- Output 1/Busy 1
- Output 2/Busy 2
- Ground
- Input 1
- Input 2
- 1-Wire
- Enable Out
- No connection
14
13
12
11
10
9
8
I/O
ENO
I1
I2
NC
NC
GND
DS1481
061907

Related parts for DS1481S

DS1481S Summary of contents

Page 1

... BUSY and SELECT OUT signals (pins 11 and 13 respectively). The next DS1481 connects its O1/BSY1 and O2/BSY2 to the first device’s I1 and I2 respectively. ENO of the first device connects to ENI of the second device. More DS1481s can be stacked in a similar manner. The last device’s I1 and I2 connect to BUSY and SELECT of the attached printer. ...

Page 2

The DS1481’s 3V operation insures compatibility with most low power parallel ports (i.e., portable computers). DEVICE OPERATION 1-Wire communication is executed in “time slots”. The DS1481 generates either a read/write bit “time slot” reset on the I/O pin. ...

Page 3

If after 480μs of low time the I/O line did not return high, either the I/O line has been shorted to ground or there is at least one 1-Wire device connected to the I/O line which is issuing an alarm ...

Page 4

EPP/ECP TRANSPARENT MODE When the DS1481 first powers transparent mode in which the three signal lines (auto line feed, busy and select) that pass through the part are directly connected by transmission gates. This allows ...

Page 5

Figure 2. CONNECTION TO PC TYPE PARALLEL PORTS +5 P14 Auto Feed P11 Busy P13 Select P2 Data 1 P3 Data 2 TO HOST Figure 3. CONNECTION TO MICROCONTROLLERS +5 DS80C320 P1.0 P1.1 P1.2 P1.3 The logic states of D/CLK ...

Page 6

Figure 4. TIMING DIAGRAM: HOST INTERFACE ENI VALID D/CLK VALID RES O1/BSY1 O2/BSY2 READ 0 (I/O) READ 1 (I/O) WRITE 1 (I/O) t SIO Figure 5. TIMING DIAGRAM: HOST INTERFACE ENI D/CLK VALID VALID RES O1/BSY1 O2/BSY2 WRITE 0 (I/O) ...

Page 7

Figure 6. TIMING DIAGRAM: HOST INTERFACE ENI VALID D/CLK RES VALID O1/BSY1 O2/BSY2 RESET (I/O) Figure 7. TIMING DIAGRAM: HOST INTERFACE ENI D/CLK VALID RES VALID O1/BSY1 O2/BSY2 t BLR t = 960 μs (MINIMUM) ( BLR t ...

Page 8

DETAILED PIN DESCRIPTION PIN TYPE V DC supply voltage. CC ENI I Chip enable, driven low to begin 1-Wire I/O. Driven low during time slot (to indicate a DS1481 busy condition). Set to state of I1 after time slot has ...

Page 9

ABSOLUTE MAXIMUM RATINGS* Voltage on Any Pin Relative to Ground Operating Temperature Range Storage Temperature Range Soldering Temperature * This is a stress rating only and functional operation of the device at these or any other conditions above those indicated ...

Page 10

AC ELECTRICAL CHARACTERISTICS: HOST INTERFACE PARAMETER Sample Time (For Bit Time Slot (For Bit Time Slot Recovery Time Data to Enable Hold Reset to Enable Hold Clock Low Time Clock Low to O1, O2 ...

Related keywords