CY7C09289-6AC Cypress Semiconductor Corp, CY7C09289-6AC Datasheet
CY7C09289-6AC
Specifications of CY7C09289-6AC
Related parts for CY7C09289-6AC
CY7C09289-6AC Summary of contents
Page 1
... Features • True dual-ported memory cells which allow simulta- neous access of the same memory location • Six Flow-Through/Pipelined devices — 32K x 16/18 organization (CY7C09279/379) — 64K x 16/18 organization (CY7C09289/389) • Three Modes — Flow-Through — Pipelined — Burst • Pipelined output mode on both ports allows fast 100- MHz cycle time • ...
Page 2
... Counter Reset (CNTRST) is used to reset the burst counter. All parts are available in 100-pin Thin Quad Plastic Flatpack (TQFP) packages. 100-Pin TQFP (Top View CY7C09289 (64K x 16) CY7C09279 (32K x 16 CY7C09279/89 CY7C09379/89 or LOW on CE for one clock cycle will power ...
Page 3
Pin Configurations (continued) 100 A9L 1 A10L 2 A11L 3 A12L 4 A13L 5 A14L 6 [8] 7 A15L LBL 8 UBL 9 CE0L 10 CE1L 11 CNTRSTL 12 R/WL 13 OEL 14 VCC 15 FT/PIPEL ...
Page 4
... DC Voltage Applied to Outputs in High Z State.................................. –0.5V to +7.0V DC Input Voltage............................................ –0.5V to +7.0V Note: 9. The Voltage on any input or I/O pin cannot exceed the power pin during power-up. 10. Industrial parts are available in CY7C09289 and Cy7C09389 only Document #: 38-06040 Rev. *A Description –A for 32K, A –A for 64K devices) ...
Page 5
Electrical Characteristics Over the Operating Range Parameter Description V Output HIGH Voltage Min –4.0 mA Output LOW Voltage Min +4.0 mA Input HIGH Voltage ...
Page 6
AC Test Loads 893 OUTPUT 347 (a) Normal Load (Load 1) AC Test Loads (Applicable to -6 only OUTPUT 1.4V TH ...
Page 7
Switching Characteristics Over the Operating Range Parameter Description f f Flow-Through MAX1 Max f f Pipelined MAX2 Max t Clock Cycle Time - Flow-Through CYC1 t Clock Cycle Time - Pipelined CYC2 t Clock HIGH Time - Flow-Through CH1 t ...
Page 8
Switching Waveforms Read Cycle for Flow-Through Output (FT/PIPE = V t CYC1 t CH1 CLK R ADDRESS t CD1 DATA OUT t ...
Page 9
Switching Waveforms (continued) [19, 20] Bank Select Pipelined Read t CYC2 t t CH2 CL2 CLK ADDRESS A (B1 0(B1) DATA OUT(B1 ADDRESS A (B2) ...
Page 10
Switching Waveforms (continued) Pipelined Read-to-Write-to-Read ( CYC2 t t CH2 CL2 CLK R ADDRESS DATA IN DATA OUT ...
Page 11
Switching Waveforms (continued) Flow-Through Read-to-Write-to-Read ( CYC1 t t CH1 CL1 CLK R ADDRESS DATA IN t CD1 ...
Page 12
Switching Waveforms (continued) Pipelined Read with Address Counter Advance t CYC2 t t CH2 CL2 CLK ADDRESS SAD HAD ADS CNTEN t t SCN HCN DATA OUT ...
Page 13
Switching Waveforms (continued) Write with Address Counter Advance (Flow-Through or Pipelined Outputs) t CYC2 t t CH2 CL2 CLK ADDRESS n INTERNAL A n ADDRESS t t SAD HAD ADS CNTEN t t SCN HCN ...
Page 14
Switching Waveforms (continued) [18, 30, 31, 32] Counter Reset (Pipelined Outputs) t CYC2 t t CH2 CL2 CLK ADDRESS INTERNAL A X ADDRESS SAD HAD ADS t t SCN HCN CNTEN t t SRST HRST ...
Page 15
Read/Write and Enable Operation Inputs OE CLK Address Counter Control Operation Previous Address Address CLK ADS CNTEN ...
Page 16
... Synchronous Dual-Port SRAM Speed (ns) Ordering Code [1] 6.5 CY7C09279-6AC 7.5 CY7C09279-7AC 9 CY7C09279-9AC 12 CY7C09279-12AC 64K x16 Synchronous Dual-Port SRAM Speed (ns) Ordering Code [1] 6.5 CY7C09289-6AC 7.5 CY7C09289-7AC 9 CY7C09289-9AC CY7C09289-9AI 12 CY7C09289-12AC 32K x18 Synchronous Dual-Port SRAM Speed (ns) Ordering Code [1] 6.5 CY7C09379-6AC 7.5 CY7C09379-7AC 9 CY7C09379-9AC ...
Page 17
... Document #: 38-06040 Rev. *A © Cypress Semiconductor Corporation, 2001. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user ...
Page 18
Document Title: CY7C09279/89, CY7C09379/89 32K/64K X 16/18 Synchronous Dual Port Static RAM Document Number: 38-06040 Issue Orig. of REV. ECN NO. Date Change ** 110188 09/29/01 SZV *A 122290 12/27/02 RBI Document #: 38-06040 Rev. *A Description of Change Change ...