CY24119SC Cypress Semiconductor Corp, CY24119SC Datasheet

Page 1

... Cypress specification Logic Block Diagram 27 XIN OSC XOUT VCXO AVSS VSS AVDD VDD Cypress Semiconductor Corporation Document #: 38-07200 Rev. *B PRELIMINARY Benefits • Meets critical timing requirements in complex system de- signs • Large ± 150 ppm range, better linearity Input Frequency Range 27 MHz • ...

Page 2

Pin Summary Name Pin Number A VDD CXO X OUT 27 MHz Absolute Maximum Conditions Parameter Description V Supply Voltage DD T Storage Temperature S T Junction Temperature J Electrostatic Discharge ...

Page 3

... DD 0.1 µ 0.1 µF Ordering Information Package Ordering Code Name CY24119SC S8 CY24119SCT S8 CY24119SC-1 S8 CY24119SC-1T S8 Document #: 38-07200 Rev. *B PRELIMINARY (continued) Condition Ratio used because typical R values are much less 1 than the maximum spec. No external series resistor assumed High side NOM Low side NOM = 3 ...

Page 4

... Document #: 38-07200 Rev. *B © Cypress Semiconductor Corporation, 2003. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user ...

Page 5

Document History Page Document Title: CY24119 MediaClock™ 27-MHz VCXO Clock Generator Document Number: 38-07200 REV. ECN NO. Issue Date ** 111551 03/22/02 *A 121877 12/14/02 *B 129724 10/09/03 Document #: 38-07200 Rev. *B PRELIMINARY Orig. of Change Description of Change ...