AD8115AST Analog Devices Inc, AD8115AST Datasheet
AD8115AST
Specifications of AD8115AST
Available stocks
Related parts for AD8115AST
AD8115AST Summary of contents
Page 1
FEATURES 16 × 16 high speed nonblocking switch arrays AD8114 AD8115 Serial or parallel programming of switch array Serial data out allows daisy-chaining of multiple 16 × 16 arrays to create larger switch arrays ...
Page 2
AD8114/AD8115 TABLE OF CONTENTS AD8114/AD8115—Specifications ................................................. 3 Timing Characteristics (Serial) .................................................. 5 Timing Characteristics (Parallel) ............................................... 6 Absolute Maximum Ratings............................................................ 8 Maximum Power Dissipation ..................................................... 8 ESD Caution.................................................................................. 8 Pin Configuration and Function Descriptions............................. 9 Typical Performance Characteristics ........................................... 11 ...
Page 3
AD8114/AD8115—SPECIFICATIONS V = ± +25° kΩ, unless otherwise noted Table 1. Parameter DYNAMIC PERFORMANCE −3 dB Bandwidth Gain Flatness Propagation Delay Settling Time Slew Rate NOISE/DISTORTION PERFORMANCE Differential Gain Error Differential ...
Page 4
AD8114/AD8115 Parameter POWER SUPPLIES Supply Current Supply Voltage Range PSRR OPERATING TEMPERATURE RANGE Temperature Range θ JA Conditions AVCC, outputs enabled, no load AVCC, outputs disabled AVEE, outputs enabled, no load AVEE, outputs disabled DVCC, outputs enabled, no load DC ...
Page 5
TIMING CHARACTERISTICS (SERIAL) Table 2. Timing Characteristics Parameter Serial Data Setup Time CLK Pulse Width Serial Data Hold Time CLK Pulse Separation, Serial Mode CLK to UPDATE Delay UPDATE Pulse Width CLK to DATA OUT Valid, Serial Mode Propagation Delay, ...
Page 6
AD8114/AD8115 TIMING CHARACTERISTICS (PARALLEL) Table 4. Timing Characteristics Parameter Data Setup Time CLK Pulse Width Data Hold Time CLK Pulse Separation CLK to UPDATE Delay UPDATE Pulse Width Propagation Delay, UPDATE to Switch On or Off CLK, UPDATE Rise and ...
Page 7
Table 6. Operation Truth Table CE UPDATE CLK DATA IN DATA OUT Data Data D0…D4 parallel mode f A0… ...
Page 8
AD8114/AD8115 ABSOLUTE MAXIMUM RATINGS Table 7. Parameter Rating Supply Voltage 12 Internal Power Dissipation 2.6 W AD8114/AD8115 100-Lead Plastic LQFP (ST) Input Voltage ±V Output Short-Circuit Duration Observe power derating curves Storage Temperature Range 2 −65°C to +125°C ...
Page 9
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS DVCC 1 PIN 1 DGND 2 AGND 3 IN08 4 AGND 5 IN09 6 AGND 7 IN10 8 AGND 9 IN11 10 AGND 11 IN12 12 AGND 13 IN13 14 AGND 15 IN14 16 AGND ...
Page 10
AD8114/AD8115 Table 8. Pin Function Descriptions Pin No. Mnemonic 58, 60, 62, 64, 66, 68, 70, 72, INxx 10, 12, 14, 16 DATA IN 97 CLK 98 DATA OUT 95 UPDATE 100 RESET 99 CE ...
Page 11
TYPICAL PERFORMANCE CHARACTERISTICS 1 GAIN 0 FLATNESS –1 –2 –3 2V p-p –4 – SHOWN O – 150Ω L –7 0 FREQUENCY (MHz) Figure 7. AD8114 Frequency Response GAIN 0 ...
Page 12
AD8114/AD8115 1kΩ L – 37.5Ω T –20 –30 –40 ALL HOSTILE –50 –60 –70 –80 –90 –100 0 FREQUENCY (MHz) Figure 13. AD8114 Crosstalk vs. Frequency p-p –10 O ...
Page 13
FREQUENCY (MHz) Figure 19. AD8114 Input Impedance vs. Frequency 1000 100 10 1 0.1 0 100 FREQUENCY (MHz) Figure 20. AD8114 Output Impedance, Enabled vs. Frequency 1M 100k 10k 1k ...
Page 14
AD8114/AD8115 –40 –50 –60 –70 –80 –90 –100 –110 –120 –130 –140 0 FREQUENCY (MHz) Figure 25. AD8114 Off Isolation, Input-Output –20 –30 –40 –50 –PSRR –60 +PSRR –70 –80 –90 –100 1 0.03 0.1 FREQUENCY (MHz) Figure ...
Page 15
V O 0.15V R 0.10V 0.05V 0V –0.05V –0.10V –0.15V 50mV Figure 31. AD8114 Pulse Response, Small Signal 1.5V 1.0V 0.5V 0V –0.5V –1.0V –1.5V 500mV Figure 32. AD8114 Pulse Response, Large Signal UPDATE INPUT 0 V OUT AT –1V ...
Page 16
AD8114/AD8115 5V UPDATE 0V 0.05V 0V –0.05V Figure 37. AD8114 Switching Transient (Glitch) 260 240 220 200 180 160 140 120 100 –12 –8 –4 0 –10 –6 –2 OFFSET VOLTAGE (mV) Figure 38. AD8114 ...
Page 17
I/O SCHEMATICS V CC ESD INPUT ESD AVEE Figure 43. Analog Input V CC ESD OUTPUT ESD AVEE Figure 44. Analog Output V CC 20kΩ ESD RESET ESD DGND Figure 45. Reset Input ESD INPUT ESD Figure 46. Logic Input ...
Page 18
AD8114/AD8115 THEORY OF OPERATION The AD8114 ( and AD8115 ( are crosspoint arrays with 16 outputs, each of which can be connected to any one of 16 inputs. Organized by output row, 16 switchable transconductance stages ...
Page 19
If more than one AD8114/AD8115 device serially programmed in a system, the DATA OUT signal from one device can be connected to the DATA IN of the next device to form a serial chain. All of the ...
Page 20
AD8114/AD8115 of 2 that eliminates the need for a gain-of-2 buffer to drive a video line. Its high output disabled impedance minimizes signal degradation when paralleling additional outputs. CREATING LARGER CROSSPOINT ARRAYS The AD8114/AD8115 are high density building blocks for ...
Page 21
IN 00– TERM IN 16– TERM IN 32– TERM IN 48– TERM IN 64– TERM IN 80– TERM IN 96–111 16 R TERM IN 112–127 16 R TERM ...
Page 22
AD8114/AD8115 signals that make up the video channel. Thus, one differential video channel is assigned to a pair of crosspoint channels, both input and output. For a single AD8114/AD8115, eight differential video channels can be assigned to the 16 inputs ...
Page 23
Measuring Crosstalk Crosstalk is measured by applying a signal to one or more channels and measuring the relative strength of that signal on a desired selected channel. The measurement is usually expressed as dB down from the magnitude of the ...
Page 24
AD8114/AD8115 Effect of Impedances on Crosstalk The input side crosstalk can be influenced by the output impedance of the sources that drive the inputs. The lower the impedance of the drive source, the lower the magnitude of the crosstalk. The ...
Page 25
PCB LAYOUT Extreme care must be exercised to minimize additional crosstalk generated by the system circuit board(s). The areas that must be carefully detailed are grounding, shielding, signal routing, and supply bypassing. The packaging of the AD8114/AD8115 is designed to ...
Page 26
AD8114/AD8115 Figure 51. Component Side Silkscreen Figure 52. Board Layout (Component Side) Rev Page ...
Page 27
Figure 53. Board Layout (Signal Layer) Figure 54. Board Layout (Ground Plane) Rev Page AD8114/AD8115 ...
Page 28
AD8114/AD8115 Figure 55. Board Layout (Circuit Side) Figure 56. Circuit Side Silkscreen Rev Page ...
Page 29
EVALUATION BOARD DVCC DGND NC AVEE AGND AVCC P1-1 P1-2 P1-3 P1-4 P1-5 + JUMPER + 0.1µF 10µF 0.1µF 0.1µF 10µF INPUT 00 75Ω INPUT 01 75Ω INPUT 02 75Ω INPUT 03 75Ω INPUT 04 75Ω INPUT 05 75Ω INPUT ...
Page 30
AD8114/AD8115 CONTROL THE EVALUATION BOARD FROM A PC The evaluation board includes Windows®-based control software and a custom cable that connects the board’s digital interface to the printer port of the PC. The wiring of this cable is shown in ...
Page 31
... ORDERING GUIDE Model Temperature Range AD8114AST −40°C to +85°C AD8114ASTZ 2 −40°C to +85°C AD8115AST −40°C to +85°C AD8115ASTZ 2 −40°C to +85°C AD8114-EVAL AD8115-EVAL 1 Details of the lead finish composition can be found on the ADI website Pb-free part. 1.60 MAX BSC SQ 0 ...
Page 32
AD8114/AD8115 NOTES © 2005 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. C01070–0–9/05(B) Rev Page ...