IDT74ALVCH162373PV Integrated Device Technology, Inc., IDT74ALVCH162373PV Datasheet

IDT74ALVCH162373PV

Manufacturer Part Number

IDT74ALVCH162373PV

Description

Manufacturer

Integrated Device Technology, Inc.

Datasheet

1.IDT74ALVCH162373PV.pdf (6 pages)

Current page: 1 of 6
Download datasheet (74Kb)

FEATURES:

• 0.5 MICRON CMOS Technology

• Typical t

• ESD > 2000V per MIL-STD-883, Method 3015; > 200V using

• V

• CMOS power levels (0.4μ μ μ μ μ W typ. static)

• Rail-to-Rail output swing for increased noise margin

• Available in SSOP and TSSOP packages

DRIVE FEATURES:

• Balanced Output Drivers: ±12mA

• Low switching noise

APPLICATIONS:

• 3.3V high speed systems

• 3.3V and lower voltage computing systems

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

FUNCTIONAL BLOCK DIAGRAM

IDT74ALVCH162373

3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

machine model (C = 200pF, R = 0)

= 3.3V ± 0.3V, Normal Range

= 2.5V ± 0.2V

= 2.7V to 3.6V, Extended Range

SK(o)

(Output Skew) < 250ps

TO 7 OTHER CHANNELS

3.3V CMOS 16-BIT TRANS-

PARENT D-TYPE LATCH

WITH 3-STATE OUTPUTS

AND BUS-HOLD

DESCRIPTION:

technology. The ALVCH162373 is particularly suitable for imple-menting buffer

registers, I/O ports, bidirectional bus drivers, and working registers. This device

can be used as two 8-bit latches or one16-bit latch. When the latch enable (LE)

input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the

Q outputs are latched at the levels set up at the D inputs.

a normal logic state (high or low logic levels) or a high-impedance state. In the

high-impedance state, the outputs neither load nor drive the bus lines signifi-

cantly. The high-impedance state and the increased drive provide the capability

to drive bus lines without need for interface or pullup components. OE does not

affect internal operations of the latch. Old data can be retained or new data can

be enetered while the outputs are in the high-impedance state.

will significantly reduce line noise when used with light loads. This driver has

been designed to drive ±12mA at the designated threshold levels.

whenever the input goes to a high impedance. This prevents floating inputs and

eliminates the need for pull-up/down resistor.

This 16-bit transparent D-type latch is built using advanced dual metal CMOS

The ALVCH162373 has series resistors in the device output structure which

The ALVCH162373 has “bus-hold” which retains the inputs’ last state

A buffered output-enable (OE) can be used to place the eight outputs in either

TO 7 OTHER CHANNELS

INDUSTRIAL TEMPERATURE RANGE

IDT74ALVCH162373

JANUARY 2004

DSC-4575/5

Related parts for IDT74ALVCH162373PV

IDT74ALVCH162373PV Summary of contents

Page 1

... OTHER CHANNELS The IDT logo is a registered trademark of Integrated Device Technology, Inc. INDUSTRIAL TEMPERATURE RANGE © 2004 Integrated Device Technology, Inc. 3.3V CMOS 16-BIT TRANS- PARENT D-TYPE LATCH WITH 3-STATE OUTPUTS AND BUS-HOLD DESCRIPTION: This 16-bit transparent D-type latch is built using advanced dual metal CMOS technology ...

Page 2

IDT74ALVCH162373 3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS PIN CONFIGURATION GND ...

Page 3

IDT74ALVCH162373 3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified: Operating Condition –40°C to +85°C A Symbol Parameter V Input HIGH Voltage Level IH V Input ...

Page 4

IDT74ALVCH162373 3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS OUTPUT DRIVE CHARACTERISTICS Symbol Parameter V Output HIGH Voltage OH V Output LOW Voltage OL NOTE and V must be within the min. or max. range shown in ...

Page 5

IDT74ALVCH162373 3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS TEST CIRCUITS AND WAVEFORMS TEST CONDITIONS (1) (1) Symbol V = 3.3V±0. 2. LOAD V 2.7 2 1.5 1 ...

Page 6

IDT74ALVCH162373 3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS ORDERING INFORMATION IDT ALVC Temp. Range Bus-Hold Family CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 XXX XX Device Type Package PV Shrink Small ...

Related keywords

IDT74ALVCH162373PV datasheet
IDT74ALVCH162373PV data sheet
IDT74ALVCH162373PV pdf datasheet
IDT74ALVCH162373PV component
IDT74ALVCH162373PV part
IDT74ALVCH162373PV distributor
IDT74ALVCH162373PV RoHS
IDT74ALVCH162373PV datasheet download