M5M4V4265CTP-6S Mitsumi Electronics, Corp., M5M4V4265CTP-6S Datasheet

no-image

M5M4V4265CTP-6S

Manufacturer Part Number
M5M4V4265CTP-6S
Description
Manufacturer
Mitsumi Electronics, Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M5M4V4265CTP-6S
Manufacturer:
FUJI
Quantity:
1 000
Part Number:
M5M4V4265CTP-6S
Manufacturer:
MIT
Quantity:
20 000
1
FEATURES
XX=TP,J
DESCRIPTION
M5M4V4265CJ,TP-5,-5S:under development
This is a family of 262144-word by 16-bit dynamic RAMs with EDO
mode fuction, fabricated with the high performance CMOS
process, and is ideal for the buffer memory systems of personal
computer graphics and HDD where high speed, low power
dissipation, and low costs are essential. The use of double-layer
metalization process technology and a single-transistor dynamic
storage stacked capacitor cell provide high circuit density at
reduced costs. The lower supply (3.3V) operation, due to the
optimization of transistor structure, provides low power dissipation
while maintaining high speed operation. Multiplexed address inputs
permit both a reduction in pins and an increase in system
densities. Self or extended refresh current is low enough for
battery back-up application. This device has 2CAS and 1W
terminals with a refresh cycle of 512 cycles every 8.2ms.
PIN DESCRIPTION
APPLICATION
Microcomputer memory, Refresh memory for CRT, Frame buffer
memory for CRT
Standard 40 pin SOJ, 44 pin TSOP (II)
M5M4V4265CXX-5,-5S
M5M4V4265CXX-6,-6S
M5M4V4265CXX-7,-7S
Single 3.3±0.3V supply
Low stand-by power dissipation
Operating power dissipation
Self refresh capability *
Extended refresh capability
EDO mode (512-column random access), Read-modify-write, RAS-
only refresh, CAS before RAS refresh, Hidden refresh capabilities.
Early-write mode, OE and W to control output buffer impedance
512 refresh cycles every 8.2ms (A
512 refresh cycles every 128ms (A
Byte or word control for Read/Write operation (2CAS, 1W type)
* : Applicable to self refresh version (M5M4V4265CJ,TP-5S,-6S,
A
DQ
RAS
LCAS
UCAS
W
OE
V
V
Pin name
0
CC
SS
Type name
~A
CMOS Input level
CMOS Input level
M5M4V4265CXX-5,-5S
M5M4V4265CXX-6,-6S
M5M4V4265CXX-7,-7S
Extended refresh current
Self refresh current
-7S : option) only
1
~DQ
8
16
Lower byte control
column address strobe input
Address inputs
Data inputs / outputs
Row address strobe input
Upper byte control
column address strobe input
Write control input
Output enable input
Power supply (+3.3V)
Ground (0V)
M5M4V4265CJ,TP-5,-6,-7,-5S,-6S,-7S
(max.ns)
access
RAS
time
50
60
70
EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM
Function
(max.ns)
access
EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM
CAS
time
13
15
20
0
Address
(max.ns)
0
~A
access
~A
time
25
30
35
8
8
)
) *
(max.ns)
access
time
13
15
20
OE
(min.ns)
Cycle
110
130
time
486mW (Max)
432mW (Max)
396mW (Max)
90
1.8mW (Max)
360µW (Max) *
100µA (Max)
100µA (Max)
(typ.mW)
dissipa-
Power
408
363
333
tion
M5M4V4265CJ,TP-5,-6,-7,-5S,-6S,-7S
PIN CONFIGURATION (TOP VIEW)
Outline 44P3W-R (400mil TSOP Nomal Bend)
(3.3V)V
(3.3V)V
(3.3V)V
(3.3V)V
(3.3V)V
(3.3V)V
Outline 40P0K (400mil SOJ)
RAS
RAS
DQ4
DQ4
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
NC
NC
NC
NC
NC
NC
CC
CC
CC
CC
CC
CC
A
A
A
A
A
A
A
A
W
W
1
2
3
5
6
7
8
0
1
2
3
1
2
3
5
6
7
8
0
1
2
3
13
14
15
16
10
11
12
15
16
17
18
19
20
10
13
14
17
18
19
20
21
22
1
2
3
4
5
6
7
8
9
1
2
3
4
5
6
7
8
9
MITSUBISHI LSIs
40
39
38
37
36
35
34
33
32
31
30
27
26
25
24
23
22
21
44
43
42
41
40
39
38
37
36
35
32
29
28
27
26
25
24
23
29
28
31
30
MITSUBISHI LSIs
NC : NO CONNECTION
V
DQ
DQ
DQ
DQ
V
DQ
DQ
DQ
DQ
NC
LCAS
UCAS
OE
A
A
A
A
A
V
V
DQ
DQ
DQ
DQ
V
DQ
DQ
DQ
DQ
NC
LCAS
UCAS
OE
A
A
A
A
A
V
S
SS
8
7
6
5
4
SS
S
SS
8
7
6
5
4
SS
S(0V)
S(0V)
16
15
14
13
12
11
10
9
16
15
14
13
12
11
10
9
(0V)
(0V)
(0V)
(0V)

Related parts for M5M4V4265CTP-6S

M5M4V4265CTP-6S Summary of contents

Page 1

M5M4V4265CJ,TP-5,-6,-7,-5S,-6S,-7S EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM DESCRIPTION This is a family of 262144-word by 16-bit dynamic RAMs with EDO mode fuction, fabricated with the high ...

Page 2

EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM FUNCTION In addition to EDO Mode, normal read, write and read-modify- write operations the M5M4V4265CXX provides a number of other Table 1 Input conditions for each mode Operation Lower byte ...

Page 3

EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM ABSOLUTE MAXIMUM RATINGS Symbol Parameter Supply voltage V CC Input voltage Output voltage O Output current I O Power dissipation Operating temperature opr Storage ...

Page 4

EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM CAPACITANCE (Ta=0~70˚ Parameter Symbol Input capacitance, address inputs C I (A) Input capacitance, clock inputs C I (CLK) Input/Output capacitance, data ports SWITCHING CHARACTERISTICS ...

Page 5

EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh and EDO Mode Cycles) (Ta=0~70˚C, V =3.3±0.3V, V =0V, unless otherwise noted, see notes 14,15 Symbol t Refresh cycle time REF ...

Page 6

EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM Write Cycle (Early Write and Delayed Write) Symbol t Write cycle time WC t RAS low pulse width RAS t CAS low pulse width CAS t CAS hold time after ...

Page 7

EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM EDO Mode Cycle (Read, Early Write, Read-Write, Read-Modify-Write Cycle, Read Write Mix Cycle, Hi-Z control Symbol Hyper page mode read/write cycle time t HPC Hyper page ...

Page 8

EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM Timing Diagrams (Note 31) Read Cycle V IH RAS CRP V IH LCAS/UCAS ASR ...

Page 9

EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM Byte Read Cycle V IH RAS CRP V IH LCAS (or UCAS UCAS (or LCAS ASR ...

Page 10

EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM Early Write Cycle V IH RAS CRP V IH LCAS/UCAS ASR ADDRESS ...

Page 11

EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM Byte Early Write Cycle V IH RAS CRP V IH LCAS (or UCAS UCAS (or LCAS ASR ...

Page 12

EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM Delayed Write Cycle V IH RAS LCAS/UCAS ASR ...

Page 13

EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM Byte Delayed Write Cycle V IH RAS CRP V IH LCAS (or UCAS UCAS (or LCAS ASR ...

Page 14

EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM Read-Write, Read-Modify-Write Cycle V IH RAS CRP V IH LCAS/UCAS ASR ...

Page 15

EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM Byte Read-Write, Read-Modify-Write Cycle V IH RAS CRP V LCAS IH (or UCAS UCAS (or LCAS ASR ...

Page 16

EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM EDO Mode Read Cycle V IH RAS CRP V IH LCAS/UCAS ASR V IH ROW ADDRESS ...

Page 17

EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM EDO Mode Byte Read Cycle V IH RAS CRP V LCAS IH (or UCAS UCAS (or LCAS ASR V IH ...

Page 18

EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM EDO Mode Early Write Cycle V IH RAS CRP V IH LCAS/UCAS ASR V IH ROW ADDRESS ...

Page 19

EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM EDO Mode Byte Early Write Cycle V IH RAS CRP V IH LCAS V (or UCAS UCAS (or LCAS ASR V ...

Page 20

EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM EDO Mode Read-Write, Read-Modify-Write Cycle V IH RAS CRP V IH LCAS/UCAS ASR ADDRESS ...

Page 21

EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM EDO Mode Byte Read-Write, Read-Modify-Write Cycle V IH RAS CRP V IH LCAS V (or UCAS UCAS (or LCAS ASR ...

Page 22

EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM EDO Mode Mix Cycle ( RAS CRP V IH LCAS/UCAS ASR V IH ROW ADDRESS ...

Page 23

EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM EDO Mode Mix Cycle ( RAS LCAS/UCAS ASC ...

Page 24

EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM EDO Mode Read Cycle (Hi-Z control by OE RAS CRP V IH LCAS/UCAS ASR V IH ROW ADDRESS ...

Page 25

EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM EDO Mode Read Cycle (Hi-Z control RAS CRP V IH LCAS/UCAS ASR ROW ...

Page 26

EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM RAS-only Refresh Cycle V IH RAS CRP V IH LCAS/UCAS ASR ADDRESS ...

Page 27

EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM CAS before RAS Refresh Cycle, Extended Refresh Cycle * RAS RPC V IH LCAS/UCAS CPN ...

Page 28

EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM Hidden Refresh Cycle (Read) (Note 32 RAS CRP V IH LCAS/UCAS ASR ADDRESS ...

Page 29

EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM Self Refresh Cycle * (Note 30 RAS RPC V IH LCAS/UCAS CPN ...

Page 30

EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM Note 30 : Self refresh sequence Two refreshing methods should be used properly depending on the low pulse width ( RAS signal during self refresh RASS period. 1. ...

Page 31

EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM 2. Burst refresh during Read/Write operation (A) Timing diagram Read / Write RAS first refresh cycles Table 3 Read / Write Read / Write Cycle Self Refresh CBR burst t ...

Related keywords