DESCRIPTION
The M54995 is a semiconductor integrated circuit consisting of 8
stages of CMOS shift registers and latches with serial inputs and
serial or parallel outputs. It is based on Bi-CMOS process
technology, and has 8 bipolar drivers at the parallel outputs.
FEATURES
APPLICATION
Dot drivers for thermal print heads. Serial/parallel conversion.
Drivers for relays and solenoids.
FUNCTION
The M54995 consists of 8 stages of D-type flip flops connected to
8 latches.
Data is input to serial input S-IN, and clock pulses are input to
clock input T. When the clock changes from low to high, the input
data enters the first shift register and data already in the shift
registers is shifted sequentially.
The serial output S-OUT is used to connect multiple M54995 to
expand the number of parallel outputs. S-OUT is connected to S-IN
BLOCK DIAGRAM
Serial input and serial or parallel output
Serial output enables cascade connection
Built-in latch for each stage
Enable input provides output control
Low supply current (standby current I
Serial I/O level is compatible with typical CMOS devices
Driver features: High withstand voltage (BV
Wide operating temperature range T
Power supply
Enable input
Serial input
Latch input
Clock
LATCH
S-IN
V
EN
CC
T
4
7
6
2
1
3
L-GND
Logic GND
a
CC
=-20 – +75 C
10 A)
CEO
D
T
L D
O1
16
Q
Q
30V)
D
T
L D
O2
15
Q
Q
D
T
L D
O3
14
Q
Q
Bi-CMOS 8-BIT SERIAL-INPUT LATCHED DRIVER
D
T
Parallel outputs
L D
O4
13
of the next stage.
For parallel output. When the clock pulse changes from low to
high, latch input (LATCH) is high and output enable input (EN) is
low the serial input data at S-IN appears at output O1 and the other
data already present is shifted sequentially to outputs O2 through
O8.
The parallel outputs are inverted.
When the latch input is held low, the latch retains the stored data.
When the EN input is high, outputs O1 through O8 all turn off. As
the internal logic is unstable when the power is turned on, the EN
input should be kept high (setting outputs O1 through O8 off) until
input data is set and the internal logic is initialized.
L-GND is the GND of CMOS logic circuit and P-GND is the GND of
output driver circuits O1 through O8 which employ bipolar
transistors capable of large drive currents.
Q
Power supply
Q
PIN CONFIGURATION (TOP VIEW)
Serial output
Enable input
Driver GND
Serial input
Latch input
Logic GND
D
T
L D
Clock
O5
12
Q
Q
MITSUBISHI <CONTROL / DRIVER IC>
LATCH
P-GND
L-GND
S-OUT
D
T
L D
S-IN
O6
11
V
EN
Q
CC
Q
T
D
T
L D
Outline 16P4(P)
O7
10
1
2
3
4
5
6
7
8
Q
Q
D
T
L D
O8
9
16P2N-A(FP)
Q
Q
M54995P/FP
16
15
14
13
12
11
10
9
8
5
P-GND
Driver GND
S-OUT
O1
O2
O3
O4
O5
O6
O7
O8
Parallel outputs
Serial output