KS0127B Samsung, KS0127B Datasheet
KS0127B
Available stocks
Related parts for KS0127B
KS0127B Summary of contents
Page 1
... CCIR 601 or square pixel sample rates in either YCbCr or RGB formats. The digital video can be scaled down in both the horizontal and vertical directions. The KS0127B also decodes Intercast, Teletext, Closed Caption, and WSS data with a built-in bit data slicer. Digitized CVBS data can be output directly during VBI for external processing ...
Page 2
... KS0127B Data Sheet BLOCK DIAGRAM ELECTRONICS Modified on May/04/2000 MULTIMEDIA VIDEO PAGE ...
Page 3
... KS0127B Data Sheet PIN ASSIGNMENT - 100 PQFP NCP 81 NCP 82 83 VSS AY0 84 VDDA 85 AY1 86 VSS 87 AY2 88 VDDA 89 AC0 90 VSS 91 AC1 92 VDDA 93 AC2 94 VSS 95 TEST 96 COMP2 97 VDDA 98 99 NCP 100 NCP ...
Page 4
... KS0127B Data Sheet PIN DESCRIPTION Pin Name Pin # INPUT AY0 84 AY1 86 AY2 88 AC0 90 AC1 92 AC2 94 XTALI 8 XTALO 7 RST 10 OUTPUT (All output pins can be selectively three-stated Y7 45-48,53-56,33- 39,44 EXV0 - EXV7 16,27,28,61-63, 68,71 HS1 26 HS2(IIC HAV 25 VAV(OENC0) 3 EHAV 5 ELECTRONICS Type analog CVBS or 1of 3 S-video Y inputs. ...
Page 5
... KS0127B Data Sheet PIN DESCRIPTION (Continued) Pin Name Pin # EVAV(OENC1) 4 ODD 22 PID 17 OEN CK2 21 CCDAT 73 CCEN 74 MULTI-PURPOSE I/O PORTS AND TEST ENABLE PORTA 58 SCH(PORTB) 24 TESTEN 57 TEST 96 REFERENCE AND COMPENSATION VRT 77 VRB 78 COMP2 97 HOST INTERFACE SCLK 75 SDAT 72 AEX0 - AEX1 ELECTRONICS Type I/O Valid line flag ...
Page 6
... KS0127B Data Sheet PIN DESCRIPTION (Continued) Pin Name Pin # POWER AND GROUND VDD 20,59 VDD3 11,12,42,43,66, 67 VDDA 85,89,93,98 VDDA1 9 VSS 6,13,14,19,40, 41,60,64,65,83, 87,91,95 NC NCP 1,2,29-32,49-52, 79-82,99,100 ELECTRONICS Type PWR Digital power supply for output buffers. The voltage can be +5V or 3.3V depending on interface requirement. +3.3V Digital power supply for internal logic. ...
Page 7
... KS0127B Data Sheet PIN CROSS REFERENCE: NUMERICAL ORDER BY PIN NUMBER Pin # Pin Name 1 NCP 2 NCP 3 VAV(OENC0) 4 EVAV(OENC1) 5 EHAV 6 VSS 7 XTALO 8 XTALI 9 VDDA1 10 RST 11 VDD3 12 VDD3 13 VSS 14 VSS 15 OEN 16 EXV0 17 PID VSS 20 VDD 21 CK2 22 ODD SCH(PORTB) 25 HAV ELECTRONICS Pin # Pin Name ...
Page 8
... The analog inputs must be AC coupled through an external 0.1 F capacitor clamp. Due to the high sampling rate of the ADC’ s inside the KS0127B, most video sources will not require a low-pass filter for alias reduction. For those video sources with harmonics above 13 MHz, a simple single order pole at 6 MHz will provide sufficient high frequency signal reduction ...
Page 9
... The KS0127B accepts CCIR 656 compliant 8-bit YCbCr digital video input with embedded or external timing. Video timing may also be generated by the KS0127B. Data path for 8-bit YCbCr input is shown in Figure 3. Selection of analog video input or digital CCIR 656 data is with the INPSL[1:0] register bits. The KS0127B can operate in master or slave timing mode when the chip is programmed for digital video input ...
Page 10
... KS0127B Data Sheet CMDD register. Timing selection is through either SYNDIR or EAV bit. HS1 VS EXV[7:0] From Luma ADC From Chroma ADC By using an external pixel clock, the reference clock input at XTALI is no longer required. Additional register bits have to be programmed for different selections of pixel clock and timing, which are detailed in Table 2. The following register/bit-settings are required for digital video input: INSEL[3: ...
Page 11
... Figure 4. 1.1.5. Additional Information for Analog Component Video Input For the KS0127B to correctly set the V component phase in analog component video input mode, PID (pin 17) and PORTA (pin 58) need to be connected together. PORTA has to be configured as input (DIRA = 0) and connected to the internal CBG signal (DATAA[2:0] = 3). ...
Page 12
... The sampling clock is generated by multiplying the line rate by N. This ensures that samples are aligned horizontally, vertically and in time. The required N factor for the KS0127B is based upon the field rate ( Hz) and the desired sampling rates (CCIR 601 or square pixel). Field rate can be automatically detected and can be monitored with the FFRDET bit in the STAT register ...
Page 13
... The KS0127B can generate all the video timing without video input. This enables the KS0127B to be used as a video timing generator for a system that contains both the KS0127B for live video input and a MPEG decoder which requires a video timing generator ...
Page 14
... KS0127B Data Sheet Table 4: Horizontal Timing Signal Edge Locations ( CK) Description Chip delay Sync gate (1-CK pulse) Back porch gate Color burst gate (1-CK pulse) Wide color burst gate Two pulses per line (1-CK each pulse) Default one pulse per line Default one pulse per line Default horizontal cropping An additional signal, HAV, is provided for horizontal video cropping ...
Page 15
... KS0127B Data Sheet Analog video input Digital video output Active video Chip delay HAVE HAV HSE HSB HS1,2 FS_PULSE SLICE SYG BPG CBG CBGW FH2 Figure 6. 1.2.4. Vertical Timing The vertical timing signals include VS, VAV, ODD, SCH, and PID. The VS is used for identifying the first line of video in the vertical position. The VS leading edge can be programmed to either track the incoming video’ ...
Page 16
... That information is provided by the SCH pin. The KS0127B provides the output of a comparator that measures whether the current color burst phase relative to the falling edge of the sync is greater or less than a predetermined constant. This constant is controlled with SCHCMP[3:0] ...
Page 17
... By noting this value at the same line of each field, a determination of whether a field is from {1-4} or {5-8} can be made. As with the SCH pin, the KS0127B is designed to hold the line 260 PID measurement for the entire vertical blank period. This allows easy sampling of the PID or current field identification. ...
Page 18
... The KS0127B can accommodate CCIR 624 M/N/H/G standards, which fall into categories of -40 or -43 sync tip and inclusion or exclusion of 7.5 setup. The KS0127B can produce correct CCIR 601 luminance output levels by controlling the gain and offset in the luminance path via PED. This register should be set for the appropriate input standard ...
Page 19
... KS0127B Data Sheet Max Input Peak White Black Level Blanking Level Luminance levels produced by the KS0127B for different broadcast standards (assuming AGCGN=0, CONT=0 and BRT=0) are summarized in Table 5. Table 5: Luminance Digital Level Code M/N PED=1 Level Signal (IRE) (CVBS) Max Input 109 ...
Page 20
... HYLPF[2:0] provides the necessary bandwidth reduction for horizontal scaling. When all three registers are programmed to “0”, the decimation filter has the bandwidth of the normal video. The KS0127B provides the option of bypassing the decimation filter. This option should be used only when the input video is band limited and with low high frequency noise. For composite video input, the notch filter can be enabled (CTRAP set to “ ...
Page 21
... KS0127B Data Sheet Figure 13. Medium to High Frequency Luma Filter Characteristics (CTRAP=0) Figure 14. Medium to Low Frequency Luma Filter Characteristics (NTSC, CTRAP=1) ELECTRONICS Modified on May/04/2000 MULTIMEDIA VIDEO PAGE ...
Page 22
... KS0127B Data Sheet Figure 15. Medium to Low Frequency Luma Filter Characteristic (PAL, CTRAP=1) Figure 16. Luma Filter Characteristic with Peaking On (NTSC, CTRAP=1) ELECTRONICS Modified on May/04/2000 MULTIMEDIA VIDEO PAGE ...
Page 23
... Control FROM ADC Figure 17. The KS0127B supports chroma input in NTSC, PAL, SECAM and component formats. The color standard is automatically detected and the various chroma processing blocks are enabled as required for the given chroma standard. Details of the various chroma processing blocks follow. ...
Page 24
... KS0127B Data Sheet Figure 18. 1.4.2. Demodulation Gain The demodulation gain block is controlled by feedback from the gain tracking block. For NTSC and PAL type inputs, the gain constant is derived from a programmable reference compared against the U component of the input video. This reference is controlled by the SAT register. The default value “0” is the correct gain (saturation for nominal output). For SECAM type input, the feedback is calculated such that proper frequency demodulation is obtained. When external calibration is desired, the gain feed back loop can be “ ...
Page 25
... KS0127B Data Sheet Figure 19. 1.4.4. SECAM Demodulation SECAM processing includes a frequency differentiator, a Cloche and a de-emphasis filter. Frequency response for the filters are shown in Figure 20 and Figure 21. Figure 20. ELECTRONICS Chroma Low Pass Filter Frequency Response Cloche Filter Frequency Characteristic Modified on May/04/2000 MULTIMEDIA VIDEO ...
Page 26
... KS0127B Data Sheet Figure 21. 1.4.5. Additional Chroma Functions KS0127B has many built in auto detection circuits. These allow KS0127B to track any type of video standard input automatically. For analog component video input, the demodulation function is not enabled. The low pass filter provides a group delay for Cb and Cr alignment. This enables the two components to be sampled by one ADC. ...
Page 27
... Chroma 1.5.1. Luma Comb Filter The luma comb filter reduces high frequency chroma leakage into the luminance path. The KS0127B uses 2-line stored luma data for combing. Filter coefficients for different video input standards are provided and can be selected automatically based on the video input. Filter coefficients may also be set manually. ...
Page 28
... KS0127B Data Sheet 1.6. SCALING The KS0127B includes a high quality down scaler. The video images can be down scaled in both horizontal and vertical direction to an arbitrary size. 1.6.1. Horizontal Scaler The horizontal scaler uses a 5-tap 32-phase interpolation filter for luma, and a 3-tap 8-phase interpolation filter for chroma ...
Page 29
... KS0127B Data Sheet Figure 24. Horizontal Luma Scaler Interpolation Filter Frequency Response 3 2.5 2 1.5 1 Figure 25. Because of the limited bandwidth of the chroma data, a simpler interpolation filter is used for the horizontal chroma scaler. The frequency response and group delay for this filter are shown in Figure 26 and Figure 27, respectively. ...
Page 30
... KS0127B Data Sheet Figure 26. Horizontal Chroma Scaler Interpolation Filter Frequency Response 1.5 1.0 0.5 Figure 27. 1.6.2. Luma Vertical Scaler Vertical luma scaling uses either a 3-tap or 5-tap 8-phase interpolation filter depending on the horizontal scaling ELECTRONICS Horizontal Chroma Scaler Interpolation Filter Group Delay Modified on May/04/2000 MULTIMEDIA VIDEO ...
Page 31
... VAVE, VAVOD0, VAVEV0, and VSCL are programmed such that the vertical interpolation filter has the same phase and scaling ratio as that of a memory controller (most memory controller has simple line dropping vertical scaling possible to interface the KS0127B to the memory controller without using EVAV. 1.6.3. Chroma Vertical Scaling Chroma vertical scaling uses different algorithms depending on video input standard and horizontal scaling ratio. If horizontal scaling results in line with less than or equal to 384 pixels, and the VRT2X is set to a “ ...
Page 32
... KS0127B Data Sheet Figure 29. Chroma Vertical Scaler Interpolation Filter Frequency Response ELECTRONICS Modified on May/04/2000 MULTIMEDIA VIDEO PAGE ...
Page 33
... Copy Generation Management System (EIA/IS-702) • Wide Screen Signalling (WSS ETS 300 294). Note that the SMPTE data slicing is removed for the KS0127B and replaced with the WSS / CGMS processing. This data can be accessed from the part via four different methods: • ...
Page 34
... KS0127B Data Sheet Table 7 lists all the video standards that the VBI data slicer supports. Some of these modes are auto detected based on the current video input standard, Table 7: Video Standards Supported by VBI Decoder Mode 60Hz Teletext system C (NTSC / Intercast) 50Hz Teletext system B ...
Page 35
... The KS0127B adds an additional output mode and flexibility to vary the modes from line to line. If VBCVBS=0 and VBINSRT=1 KS0127B will output sliced data on enabled lines. By setting VBIMID to 1, any line for which VBIL=3 will output raw ADC data instead of WSS or CGMS. This mode allows a mixture of sliced and raw data. This can be used to output raw data from a teletext line and sliced data from a closed caption line ...
Page 36
... Sliced Data Output Formats While sliced data is available for many of the output formats, the target application is 656 output format. The description of data format is limited to this mode. The KS0127B allows this data to be output during active video. Figure 31 shows the timing diagram for VYFMT[1:0]=3. ...
Page 37
... For 16-bit RGB output, truncation with dithering is used to convert the data from 24 bit to 16 bit. 1.9. GAMMA CORRECTION The KS0127B programmable gamma tables allows the customer to apply many different type of corrections. These corrections can be a standard 2.2 factor for NTSC or 2.8 for PAL. These factors can be applied in the RGB or YUV domains ...
Page 38
... KS0127B Data Sheet 1.9.1. Programming the KS0127B The previous response is easily programmed into the KS0127B loading the 0, 8, 16, 24 etc. values into the GAMMA0,1,2,3 locations. Thus every 8th value is stored. The KS0127B will use linear interpolation to generate the values between every 8th points. This is shown in the following figure. ...
Page 39
... The flexibility of this architecture is shown in the following example. Here it is assumed that the KS0127B is operating in a YUV output mode but some form of Gamma correction is required. By converting the RGB gamma correction function back to the YUV color space, the following function can be applied to the U and V signals for improved color performance ...
Page 40
... KS0127B Data Sheet Figure 34. ELECTRONICS Gamma Correction for Cb and Cr Modified on May/04/2000 MULTIMEDIA VIDEO PAGE ...
Page 41
... KS0127B Data Sheet 1.10. DIGITAL VIDEO OUTPUT The KS0127B can output digital video data in various formats, which are tabulated in Table 11 Table 11: Digital Video Output Format Clock OFMT 0 YCbCr Type 4:2:2 Pin Cb0 Cr0 C1 Cb1 Cr1 C2 Cb2 Cr2 C3 Cb3 Cr3 C4 Cb4 Cr4 ...
Page 42
... HAV signal. 1.10.1. Validation Code Insertion KS0127B inserts validation codes during inactive video (HAV is inactive), and invalid video (HAV is active but EHAV is inactive) to assist in recognition of scaled data and VBI data. Table 12 lists the available codes, when they are inserted, and related programming registers. ...
Page 43
... Figure 35. 1.10.2. 656 Op Codes The KS0127B supports timing synchronization through embedded (656) timing reference codes in the output video data stream. This mode is available for output format 3 (OFMT[3:0] = 3). The 656 Op Codes follow the CCIR 656 standard. An optional set of 656 Op Codes can be enabled to identify VBI data using the TASKB bit. ...
Page 44
... KS0127B Data Sheet Fields 60 Hz ODD FIELD 1 525 1 Analog Input 525 524 1 2 Digital output VS VSE=1 VSE=0 VS ODD VSE=1 ODD 656 SAV EAV Codes for VSE=0, VALIGN=1 Y[0..7] F1EC F1 EC F1EC B6AB B6AB B6AB B6AB B6AB B6AB 9D80 9D80 9D80 9D80 ...
Page 45
... KS0127B Data Sheet Fields 50 Hz ODD FIELD 1,3 622 623 624 625 Analog Input 622 623 624 621 Digital Output VS VSE=1 VS VSE=0 ODD VSE=0 ODD 656 SAV EAV Codes for VSE=0, VALIGN=1 Y[0..7] DAC7 DAC7 DAC7 F1EC F1EC TASK B VIP 656 SAV EAV Codes for VSE=0, VALIGN=1, ALT656=1, VBIL15-VBIL1=1, TASKB=1 Y[0 ...
Page 46
... ID and the R/W bit. The arrangement for the slave device ID and the R/W bit is depicted in Figure 38. AEX1 and AEX0 are configuration pins used to configure the KS0127B to use one of the four addresses four KS0127B’ s can be used in one system each with a unique address. ...
Page 47
... The second phase also starts with the START signal. It then sends the slave device ID but with the R/W position to indicate data read from the slave device. The host uses the SCLK to shift data out from the KS0127B. A typical second phase in a read transaction is depicted in Figure 40. Auto index increment is supported in Read mode. ...
Page 48
... KS0127B Data Sheet 2. CONTROL REGISTER DESCRIPTION This section contains information concerning the programmable control registers. Table 14 provides the default power up values for each index, and a bit map for each register. The following pages describe each register in detail and the possible programing values (an * indicates the power-on default). Gamma correction registers are write only ...
Page 49
... KS0127B Data Sheet Index Mnemonic Default 0x20 VBICTL 00 VBCVBS 0x21 CCDAT1 RO 0x22 CCDAT2 RO 0x23 VBIL30 00 0x24 VBIL74 00 0x25 VBIL118 00 0x26 VBIL1512 00 0x27 TTFRAM 00 0x28 TESTA 00 0x29 UVOFFH 00 TSTCLC TSTCGN 0x2A UVOFFL 33 0x2B UGAIN 00 0x2C VGAIN 00 0x2D VAVB 23 0x2E VAVE 82 0x2F CTRACK ...
Page 50
... KS0127B Data Sheet Index Mnemonic bit 7 00h STAT CHIPID CLOCK Status for color lock HLOCK Status for current line tracking mode CDET Status for detection of color PALDET Status for current detected color format. Information contained in this bit is valid only if CLOCK is 1 ...
Page 51
... KS0127B Data Sheet Index Mnemonic bit 7 01h CMDA POWDN IFMT Manual video input standard select. Standard selection can be controlled automatically if MNFMT=0. 0 Chip is forced to assume input is 50 Hz.* 1 Chip is forced to assume input is 60 Hz. MNFMT Manual input format control override. When this bit is 1 the IFMT bit is enabled. ...
Page 52
... KS0127B Data Sheet Index Mnemonic bit 7 02h CMDB AGCGN INSEL[3:0] Analog input channel select. 0 AY0 is composite input.* 1 AY1 is composite input. 2 AY2 is composite input. 4 AC0 is composite input. 5 AC1 is composite input. 6 AC2 is composite input. 8 AY0 is luminance input, AC0 is chrominance input. 9 AY1 is luminance input, AC1 is chrominance input. ...
Page 53
... KS0127B Data Sheet Index Mnemonic bit 7 03h CMDC VMEN TSTGEN Enable manual control of horizontal phase and frequency tracking. 0 Auto phase and frequency tracking.* 1 Enable manual control of horizontal phase and frequency with TSTGFR[1:0] and TSTGPH. TSTGFR[1:0] When TSTGEN == 1, these two bits control the horizontal frequency tracking. ...
Page 54
... KS0127B Data Sheet Index Mnemonic bit 7 04h CMDD EAV GPPORT General purpose port. This register is useful only if DATAA[2: DIRA == 0, this bit is read only and reflects the logic state at PORTA pin. If DIRA == 1, any value written to this bit will appear at PORTA pin. ...
Page 55
... KS0127B Data Sheet Index Mnemonic bit 7 05h HAVB 0Ch HXTRA HAVB[10:0] This 11-bit register is used to define the start location of the HAV signal relative to the sync tip (for CVBS input, this is the composite video sync tip. For 8-bit CbYCr input, this is the leading edge of the HS1 or EAV). The content of this register is a 2’ ...
Page 56
... KS0127B Data Sheet Index Mnemonic bit 7 08h HS1E 0Ch HXTRA HS1E[8: HS1 is programmed as an output, this 9-bit register defines the end location of the HS1 HS1BE0 signal. The content of this register is a 2’ s complement number which is used as an offset to the default. The resolution for this register clock. ...
Page 57
... KS0127B Data Sheet Index Mnemonic bit 7 0x0B AGC AGC[7:0] This register is used to manually set AGC when AGCFRZ is set to “1”. The content in the register is unsigned. Index Mnemonic bit 7 0Dh CDEM OUTHIZ CIFCMP[1:0] IF compensation for the chroma path compensation.* 1 Upper chroma side band higher than lower side band. ...
Page 58
... Port B is connected to the VS (Vertical Sync) signal. 7 Port B is configured as the RTCO (Real Time Control Output). This single pin serial interface transmits phase and frequency information to a video encoder so that it may operate directly from the KS0127B output clock. DIRB Port B direction control. 0 Port B is configured as input ...
Page 59
... KS0127B Data Sheet Index Mnemonic bit 7 0x0F LUMA 0 HYPK[1:0] Luminance horizontal peaking control around 3 MHz. 0 Less than nominal peaking.* 1 Nominal peaking. 2 Increased peaking. 3 Maximum peaking. CTRAP Chroma trap (notch filter) in the luma path chroma trap. This mode is recommended for S-video or component video input.* 1 Chroma trap is enabled ...
Page 60
... KS0127B Data Sheet Index Mnemonic bit 7 0x10 CON CON[7:0] This 8-bit register contains a 2’ s compliment number for contrast control. Index Mnemonic bit 7 0x11 BRT BRT[7:0] Brightness control register. The number contained in the register is 2’ s compliment. ELECTRONICS Contrast Control bit 6 ...
Page 61
... KS0127B Data Sheet Index Mnemonic bit 7 0x12 CHROMA ACCFRZ CKILL[1:0] Color kill. 0 Auto detect mode. If color burst is too low or no color burst, chroma data is forced to code 128.* 2 Chroma is always ON. 3 Chroma data is always forced to code 128. CORE[1:0] Chroma data coring coring. ...
Page 62
... KS0127B Data Sheet Index Mnemonic bit 7 0x13 CHROMB SCHCMP[3:0] Phase constant compare value for color burst phase relative to sync tip. Each step is 22.5 degrees with the value of 0 equal to 0 degree. CDLY[3:0] Chroma path group delay relative to the luma path (in unit of CK delay ...
Page 63
... KS0127B Data Sheet Index Mnemonic bit 7 0x14 DEMOD FSCDET SECDET CDMLPF CTRACK MNSECAM[1:0] Enable manual SECAM input detection. 0 Detection of SECAM input is automatic.* 2 Force the chip to assume input is not SECAM. 3 Force the chip to assume input is SECAM. MNFSC[1:0] Enable manual Fsc detection. 0 Detection of Fsc frequency is automatic.* 2 Force chip to assume input Fsc is 4 ...
Page 64
... KS0127B Data Sheet Index Mnemonic bit 7 0x15 SAT SAT[7:0] Color saturation control register. Register content is in 2’ s compliment if TSTCGN=0. 0 value corresponds to nominal saturation. Index Mnemonic bit 7 0x16 HUE HUE[7:0] Hue control register. The register content is in 2’ s compliment format. It covers the range from -180° ...
Page 65
... KS0127B Data Sheet Index Mnemonic bit 7 0x17 VERTIA MNYCMB VCTRL[2:0] Luminance vertical filter control. 0 Scaler uses LPF path, comb uses HPF.* 1 Scaler uses full bandwidth, comb is disabled. 2 Scaler is disabled, comb uses full bandwidth. 3 Scaler uses LPF, comb is disabled. 4 Scaler is disabled, comb uses HPF. ...
Page 66
... KS0127B Data Sheet Index Mnemonic bit 7 0x18 VERTIB VSCLEN[1:0] Vertical scaling enable. 0 Vertical scaling is enabled.* 1 Vertical scaling is disabled. 2 Vertical scaling is disabled. Video is 1-line delayed. 3 Vertical scaling is disabled. Video is 2-line delayed. HYDEC Luma path decimation filter enable. 0 Luma path decimation is enabled.* 1 Luma path decimation is disabled. ...
Page 67
... KS0127B Data Sheet Index Mnemonic bit 7 0x19 VERTIC MNCCMB EVAVOD Enable VAV signal output during ODD field. 0 VAV signal is disabled (always inactive) during ODD field. 1 VAV signal is enabled during ODD field.* EVAVEV Enable VAV signal output during EVEN field. 0 VAV signal is disabled (always inactive) during EVEN field. ...
Page 68
... KS0127B Data Sheet Index Mnemonic bit 7 0x1A HSCLL 0x1B HSCLH CMBMOD This bit controls when comb is enabled internally. 0 Comb is enabled by the internal signal COMB_EN.* 1 Comb is enabled when VAV is active. HSCL[14:0] The 15-bit register defines a horizontal scaling ratio of HSCL[14:0]/2 value will become effective during the next vertical sync. ...
Page 69
... KS0127B Data Sheet Index Mnemonic bit 7 0x1E OFMTA GAMEN[1:0] OFMT[3:0] Digital video output format select. 16 and 24 bit data are output at CK2 clock rate. 8 bit data are output at CK clock rate. 0 16-bit YCbCr 4:2:2 output on the Y and C output ports.* 1 12-bit YCbCr 4:1:1 output on the Y and C output ports. ...
Page 70
... KS0127B Data Sheet Index Mnemonic bit 7 0x1F OFMTB VSVAV EVAVG Gate EVAV with VAV before sending to output. 0 EVAV is not gated with VAV. EVAV may be active outside of active VAV region.* 1 EVAV is gated with VAV. EVAV can be active only when VAV is active. EVEHAV Additional qualifier for EHAV ...
Page 71
... KS0127B Data Sheet Index Mnemonic bit 7 0x20 VBICTL VBCVBS ODDOS[1:0] Line offset for ODD field. See also VBIL[15:0]. 0 ODD field line offset is -1 compared to EVEN field offset. 2 ODD field line offset is 1 compared to EVEN field. 3 ODD field line offset is 2 compared to EVEN field. ...
Page 72
... KS0127B Data Sheet First Decoded Close-Caption Data Byte (Read Only) Index Mnemonic bit 7 0x21 CCDAT1 b0 CCDAT1 This byte contains the first byte of the decoded close-caption data as defined in EIA-608. In order for this register to receive the CC data, VBINSRT must be programmed to a “1”, and VYFMT[1:0] must be programmed with the value 3. The same applies to CCDAT2. For normal NTSC Closed Caption decoding, ODDEN should be set to a “ ...
Page 73
... KS0127B Data Sheet Index Mnemonic bit 7 0x27 TTFRAM TTFRAM[7:0] User programmable Teletext frame alignment pattern. Index Mnemonic bit 7 0x29 UVOFFH TSTCLC TSTCGN 0x2A UVOFFL VOFFST[5:0], These two 6-bit 2’ s compliment values are for offset adjustment to the U and V components of UOFFST[5:0] the chroma data. The resolution is 1/4 LSB of the 8-bit U and V. ...
Page 74
... KS0127B Data Sheet Index Mnemonic bit 7 0x2B UGAIN UGAIN[7:0] U component gain adjustment. The nominal value is 0. Index Mnemonic bit 7 0x2C VGAIN VGAIN[7:0] V component gain adjustment. The nominal value is 0. Index Mnemonic bit 7 0x2D VAVB VAVEV0 The LSB for VAVB and VAVE for the even field. ...
Page 75
... KS0127B Data Sheet Index Mnemonic bit 7 0x2F CTRACK 0 CFTC[1:0] Chroma frequency tracking time constant. 0 Slower.* 1 Slow. 2 Fast. 3 Faster. CGTC[1:0] Chroma gain tracking time constant. 0 Slower.* 1 Slow. 2 Fast. 3 Faster. DMCTL[1:0] Chroma demodulation bypass mode. 0 Chroma demodulation is enabled.* 1 Chroma demodulation is bypassed for digital YCbCr input. ...
Page 76
... KS0127B Data Sheet Index Mnemonic bit 7 0x30 POLCTL EVAVPL HS1PL HS1 polarity. 0 Active high.* 1 Active low. VAVPL VAV polarity. 0 Active high.* 1 Active low. HS2PL HS2 polarity. 0 Active high.* 1 Active low.* EHAVPL EHAV polarity. 0 Active high.* 1 Active low. HAVPL HAV polarity. 0 Active high.* 1 Active low ...
Page 77
... KS0127B Data Sheet Index Mnemonic bit 7 0x31 REFCOD YCRANG YCRANG Digital video output range control and C ranges are limited 254 and B ranges are limited 254 range is limited 235; C range is limited 240 and B ranges are limited 240 ...
Page 78
... KS0127B Data Sheet Index Mnemonic bit 7 0x35 UNUSEY UNUSEY[7:0] User programmed code to be output for Y data when HAV is inactive. Index Mnemonic bit 7 0x36 UNUSEU UNUSEU[7:0] User programmed code to be output for U data when HAV is inactive. Index Mnemonic bit 7 0x37 UNUSEV UNUSEV[7:0] User programmed code to be output for V data when HAV is inactive ...
Page 79
... Chroma ADC is power downed when CVBS input or case ‘ 0 ’ condition. ENINCST Scaler enable control bit during VBI. 0 Scaler on during VBI interval (defined by VAV).* 1 Scaler off during VBI interval. ELECTRONICS Extra Control Bits for the KS0127B Version bit 6 bit 5 bit 4 ENINCST 0 - Modified on May/04/2000 ...
Page 80
... KS0127B Data Sheet Index Mnemonic bit 7 0x39 TRACKA STCTRL MAC_DET VCR_DET AGCLSB AGC LSB for control of the 9 bit AGC gain value. This bit only write to AGC when AGCFRZ Write ‘ 0 ’ to AGC 9 bit control LSB if AGCFRZ = 1.* 1 Write ‘ 1 ’ to AGC 9 bit control LSB if AGCFRZ = 1. ...
Page 81
... KS0127B Data Sheet Index Mnemonic bit 7 0x3A VBICTLB VBISWAP COFFENB Disable control for the C-path clamp control. 0 C-path clamp works as normal.* 1 C-path clamp disabled. YOFFENB Disable control for the Y-path clamp control.* 0 Y-path clamp works as normal.* 1 Y-path clamp disabled. CC_OVFL Defines when the current CCDAT1,2 data has over written previous data that was not read. ...
Page 82
... KS0127B Data Sheet Index Mnemonic bit 7 0x3B TRACKB ALT656 AGC_LKG AGC gain tracking loop time constant for initial tracking mode. 0 Same as steady state time constant faster than selected steady state time constant. AGC_LPG AGC gain steady state tracking loop time constant. ...
Page 83
... Polarity control for PAL ID transferred within the RTC data stream. 0 Same polarity as default PID pin.* 1 Inverted polarity. RTC_DTO Enables a DTO reset inside the KS0127B and sends a DTO reset within the RTC data stream. Function is activated on the rising edge of RTC_DTO. 0 Function disabled.* 1 Function enabled one time when set to 1. ...
Page 84
... CMDE ODFST CHIPREVID Four additional bits for determination of current Revision and differentiation from the KS0127. 0 KS0127. 9 KS0127B Revision A.* HCORE Luma path horizontal coring. Noise limiter for high frequency portion of luma. 0 Coring function is disabled bit of coring bits of coring. ...
Page 85
... KS0127B Data Sheet Index Mnemonic bit 7 0x3E VSDEL TR_MS VSDEL[5:0] When the chip is programmed for digital video input operation, this register provides an offset for the internal line counter to align with input video (VS can be either from the VS pin or from embedded timing code). The register content is unsigned. ...
Page 86
... KS0127B Data Sheet Index Mnemonic bit 7 0x3F CMDF CTRAPFSC CBWI Chroma bandwidth increase. This function should be used for digital video input mode only. 0 Normal chroma bandwidth.* 1 Increased chroma bandwidth. TASKB Select between task A and B as described in “VIP Specification V. 1.0”. 0 Select CCIR 656 timing codes (T-bit is always 1).* 1 Select between task A and B when VBI data is output ...
Page 87
... KS0127B Data Sheet Index Mnemonic bit 7 0x40 GAMMA0 0x41 GAMMA1 : : : : 0x5F GAMMA31 GAMMA0 Gamma correction base. The desired output for 8*N, where .., 31, is programmed into -GAMMA31 GAMMAN. Note that data written into these addresses are simultaneously written into addresses 0xC0 through 0xDF. ...
Page 88
... KS0127B Data Sheet Index Mnemonic bit 7 0xC0 GAMUV0 0xC1 GAMUV1 : : : : 0xDF GAMUV31 GAMUV0 U and V gamma correction base. The desired output for 8*N, where .., 31, is -GAMUV31 programmed into GAMUVN. Index Mnemonic bit 7 0xE0 GAMUVD0 - 0xE1 GAMUVD1 - : : : : : : 0xFF GAMUVD31 - GAMUVD0 U and V gamma correction delta. The Nth location of the 32 locations is programmed with a ...
Page 89
... KS0127B Data Sheet ABSOLUTE MAXIMUM RATINGS Characteristics 5-V supply voltage (measured to VSS) 3.3-V supply voltage (measured to VSS) Voltage on any digital pin Ambient operating temperature (case) Storage temperature Junction temperature Vapor phase soldering (1 min.) Notes: 1.Absolute maximum ratings are limiting values applied individually while all other parameters are within specified operating conditions ...
Page 90
... KS0127B Data Sheet ELECTRICAL CHARACTERISTICS Characteristics Supply +5V (VDD, VDDA, VDDA1), normal operation +3.3V (VDD3), normal operation +5V (VDD, VDDA, VDDA1), power down mode I +3.3V (VDD3), power down mode Analog Characteristics Integral linearity error (AGC/ADC only) Differential linearity error (AGC/ADC only) Total harmonic distortion (4 MHz full scale) ...
Page 91
... KS0127B Data Sheet Characteristics Digital I/O Characteristics Input low voltage (other digital I/O) Input high voltage (other digital I/O) Input low voltage (SCLK,SDAT,RST) Input high voltage (SCLK,SDAT,RST) Input low current ( Input high current(VIN=2.4) Digital output low voltage (I =3.2mA) OL Digital output high voltage (IOH=400 A) ...
Page 92
... KS0127B Data Sheet Characteristics SCLK minimum pulse width low SCLK minimum pulse width high SDAT setup time to rising edge of SCLK SDAT hold time from rising edge of SCLK Note: AC/DC characteristics provided are per design specifications. ELECTRONICS Symbol Min Typ t 1.3 pwlSCLK t 0.6 pwhSCLK t s 100 ...
Page 93
... KS0127B Data Sheet CK CK2 t CK2 OEN Y,C,AV VS,HS,ODD SCH,PID Analog Video Input Digital Video Active video Output t dCHIP Figure 42. SDAT t BUF t hSDAT SCLK t hSDA Figure 43. ELECTRONICS t pwhCK t pwhCK2 Figure 41. Data Output Blank Active video Analog Video Input to Digital Video Output Delay ...
Page 94
... KS0127B Data Sheet VCC FE. BEAD 3. 0 0.1 F 24.576 MHz ELECTRONICS 0.1 F AY0 AY1 AY2 AC0 AC1 AC2 VRT KS0127B VRB TEST COMP2 8 XTALI 7 XTALO SCLK SDAT AEX0 AEX1 Modified on May/04/2000 MULTIMEDIA VIDEO ...
Page 95
... KS0127B Data Sheet Package Dimension 100-QFP-1420D #100 #1 0.65 Dimensions are in Millimeters ELECTRONICS 23.90 ±0.30 20.00 ±0.20 0.30 ±0.10 (0.58) 0.10MAX 0.80 ±0.20 Modified on May/04/2000 MULTIMEDIA VIDEO 0.10MAX 0.00MIN 2.65 ±0.10 3.00MAX PAGE ...
Page 96
... KS0127B Data Sheet SAMSUNG SEMICONDUCTOR WORLDWIDE OFFICES HEAD OFFICE 8/11FL., SAMUNG MAIN BLDG. 250, 2-KA, TAEPYUNG-RO, CHUNG-KU, SEOUL, KOREA TEL: 2-727-7114 FAX: 2-753-0967 SEMICONDUCTOR BUSINESS SALES & MARKETING DIVISION 15/16FL., SEVERANCE BLDG. 84-11, 5-KA, NAMDAEMOON-RO CHUNG-KU, SEOUL, KOREA TEL: 2-259-1114 FAX: 2-259-2468 SAMSUNG SEMICONDUCTOR INC. ...