MB86295S Fujitsu, MB86295S Datasheet

no-image

MB86295S

Manufacturer Part Number
MB86295S
Description
Manufacturer
Fujitsu
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MB86295SPB-GS-E1
Manufacturer:
FUJITSU
Quantity:
5 577
Part Number:
MB86295SPB-GS-E1
Manufacturer:
FUJITSU/富士通
Quantity:
20 000
Part Number:
MB86295SPB-GS-JXE1
Manufacturer:
TOREX
Quantity:
18 000
Part Number:
MB86295SPB-GS-JXE1
Manufacturer:
FUJITSU/富士通
Quantity:
20 000
MB86295S CORAL P
PCI Graphics Controller
Specification
Revision 1.1
8th January, 2003
Copyright © FUJITSU LIMITED 2002
ALL RIGHTS RESERVED

Related parts for MB86295S

MB86295S Summary of contents

Page 1

... MB86295S CORAL P PCI Graphics Controller Specification Revision 1.1 8th January, 2003 Copyright © FUJITSU LIMITED 2002 ALL RIGHTS RESERVED ...

Page 2

... Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure ...

Page 3

... MB86295S <Coral-LP> Specification Manual Rev1.1 Change First edition (update from Coral-LQ specification) Video capture description added Minor updates to host interface description. Addition of waveforms/timing. Refer diff03vs04.txt file. Video Input Register update First release Delete the description of two host interface registers. ...

Page 4

... Burst Controller Accesses (including PCI Master)................................................................ 34 3.2.1 Transfer Modes............................................................................................................ 35 3.2.2 Burst Controller Control/Status...................................................................................... 36 3.3 FIFO Transfers ................................................................................................................. 37 3.4 GPIO/Serial Interface.......................................................................................................... 37 3.4.1 GPIO ............................................................................................................................ 37 3.4.2 Serial Interface .............................................................................................................. 37 3.5 Interrupt............................................................................................................................. 38 3.5.1 Internal Bus/FIFO timeout .............................................................................................. 38 3.5.2 Address Error Interrupt................................................................................................... 39 3.6 Memory Map....................................................................................................................... Interface Controller 4.1 Features ............................................................................................................................. 41 4.2 Block diagram..................................................................................................................... 42 MB86295S<Coral-LP> Specification Manual Rev1.1 CONTENTS ...

Page 5

... YUV input format........................................................................................................... 65 6.2.2 Synchronous Control ..................................................................................................... 65 6.2.3 Non-interlace Transformation ......................................................................................... 66 6.2.4 Area Allocation............................................................................................................. 66 6.3 RGB input........................................................................................................................... 67 6.3.1. RGB input modes ......................................................................................................... 67 6.3.2. RGB Input Signals........................................................................................................ 67 6.3.3. Captured Range ........................................................................................................... 68 6.3.4. Direct Input Mode Operation.......................................................................................... 69 6.3.5 Multiplex Input Mode Operation...................................................................................... 69 6.3.6. Even/Odd field Recognition........................................................................................... 70 6.3.7. Conversion Operation................................................................................................... 70 6.4 Scaling ............................................................................................................................... 71 6.4.1 Downscaling Function................................................................................................... 71 6.4.2 Upscaling Function....................................................................................................... 71 MB86295S <Coral-LP> Specification Manual Rev1 ...

Page 6

... Alpha blending.............................................................................................................. 90 8.5.3 Logic operation............................................................................................................. 91 8.5.4 Hidden plane management............................................................................................ 91 8.6 Drawing Attributes.............................................................................................................. 92 8.6.1 Line drawing attributes .................................................................................................. 92 8.6.2 Triangle drawing attributes ............................................................................................ 92 8.6.3 Texture attributes .......................................................................................................... 92 8.6.4 BLT attributes............................................................................................................... 93 8.6.5 Character pattern drawing attributes .............................................................................. 93 8.7 Bold Line ........................................................................................................................... 94 8.7.1 Starting and ending points............................................................................................. 94 MB86295S<Coral-LP> Specification Manual Rev1.1 CC coordinate transformation)............ 73 DC coordinate transformation) ...................................... ...

Page 7

... Display list FIFO registers........................................................................................ 268 11. TIMING DIAGRAM 11.1 Host Interface ................................................................................................................. 269 11.1.1 PCI Interface............................................................................................................. 269 11.1.2 EEPROM Timing....................................................................................................... 270 11.1.3 Serial Interface Timing............................................................................................... 271 2 11 Interface ................................................................................................................... 272 11.3 Graphics Memory Interface.............................................................................................. 273 11.3.1 Timing of read access to same row address................................................................ 273 MB86295S <Coral-LP> Specification Manual Rev1.1 vii 127 131 269 ...

Page 8

... AC Characteristics.......................................................................................................... 285 12.5.1 Host interface........................................................................................................... 285 2 12.5 Interface.............................................................................................................. 287 12.5.3 Video interface.......................................................................................................... 288 12.5.4 Graphics memory interface........................................................................................ 289 12.5.5 PLL specifications..................................................................................................... 296 12.6 AC Characteristics Measuring Conditions......................................................................... 297 12.7 Timing Diagram.............................................................................................................. 298 12.7.1 Host interface ........................................................................................................... 298 12.7.2 Video interface.......................................................................................................... 299 12.7.3 Graphics memory interface........................................................................................ 300 MB86295S<Coral-LP> Specification Manual Rev1.1 viii 282 ...

Page 9

... FUJISTU LIMITED PRELIMINARY AND CONFIDENTIAL 1. GENERAL 1.1 Preface The MB86295S <CORAL P> graphics controller with PCI host interface. Note: 2 This device has interface. Purchase of Fujitsu I 2 Philips I C Patent Right to use these components the I C Standard Specification as defined by Philips. ...

Page 10

... Final device can be selected from the combination of geometry high-/low-speed version and video capture function provided/ not provided. Others CMOS technology 0.18µm BGA256 Package Supply voltage:1.8 V (internal operation) /3.3 V (I/O) MB86295S<Coral-LP> Specification Manual Rev1.1 Heavy processing of geometric 768 pixels) display, 4-layer overlay, left/right split display, 2 ...

Page 11

... Block Diagram CORAL general block diagram is shown below: PCI Bus AD0-31 Interface MD0-31/63 SDRAM or FCRAM MA0-14 Controller Fig.1.1 CORAL P Block Diagram MB86295S <Coral-LP> Specification Manual Rev1.1 Pixel Bus Host Capture Controller Display Controller External Geometry Memory Engine 3 YUV/RGB DRGB 2D/3D Rendering Engine ...

Page 12

... Vertical (frame) synchronous detection Field synchronous detection External synchronous error detection Drawing command error Drawing command execution end Burst/Transfer complete MB86295S<Coral-LP> Specification Manual Rev1 double words in bursts of between 1 and 8 double words double words in bursts of between 1 and 8 double words. ...

Page 13

... SDRAM 64 Mbits (x16 Bits) SDRAM 128 Mbits (x32 Bits) SDRAM 128 Mbits (x32 Bits) SDRAM 128 Mbits (x16 Bits) SDRAM 128 Mbits (x16 Bits) SDRAM 256 Mbits (x16 Bits) MB86295S <Coral-LP> Specification Manual Rev1.1 Data bus width Use count Total capacity 32 Bits ...

Page 14

... Entry for look-up table (color palette) corresponds to color code for 8 bits, in other words, 256. Color data is each 6 bits of RGB. Consequently, 256 colors can be displayed out of 260,000 colors. Supports direct color mode which specifies RGB with 16 bits/pixels. Supports direct color mode which specifies RGB with 24 bits/pixels. MB86295S<Coral-LP> Specification Manual Rev1.1 Screen Resolutions Resolutions ...

Page 15

... Four palettes corresponded are provided. The L1-layer is used as the video input layer. Background color display is supported in window display for all layers. L0 (L0WX, L0WY) L5 (L5WX, L5WY) MB86295S <Coral-LP> Specification Manual Rev1.1 L3, L5 (HDB (WX, WY) L4 (L4WX, L4WY) L2 (L2WX, L2WY ) ...

Page 16

... Scaling A scale -up factor can be used. PAL or NTSC images can be displayed on a wide screen. A scale -down factor 1 to 1/32 can be used. Picture-in-picture can be used to display drawn images and video images on the same screen. MB86295S<Coral-LP> Specification Manual Rev1.1 8 ...

Page 17

... This function transforms normalized 2D coordinates into drawing (device) coordinates. Primitive setup This function automatically performs a variety of slope computations, etc., based on transforming vertex data into coordinates and prepares for rendering (setup). Log output of device coordinates The view port conversion results are output to the local memory. MB86295S <Coral-LP> Specification Manual Rev1.1 9 ...

Page 18

... In drawing polygon, draw triangle for polygon drawing flag buffer using high-speed 2DTriangle. Decide any vertex as a starting point to draw triangle along the periphery. It enables you to draw final polygon form in single color or with tiling in a drawing frame. MB86295S<Coral-LP> Specification Manual Rev1.1 2D Primitives ...

Page 19

... Attribute Enlarge Shrink Drawing clipping This function sets a rectangle frame in drawing frame to prohibit the drawing of the outside the frame . MB86295S <Coral-LP> Specification Manual Rev1.1 BLT Attributes Description Selects two source logical operation mode Performs BLT without drawing pixel consistent with the transparent color ...

Page 20

... A built-in texture mapping unit performs fast pixel calculations. This unit also delivers color blending between t he shading color and texture color. Hidden plane management MB8629x supports the Z buffer for hidden plane management. MB86295S<Coral-LP> Specification Manual Rev1.1 3D Primitives Description ...

Page 21

... Shading Supports the shading primitive. Drawing is performed to the body primitive coordinates (X, Y) with an offset as a shade. At this drawing, the Z buffer is used in order to differentiate between the body and shade. MB86295S <Coral-LP> Specification Manual Rev1.1 Line Drawing Attribute s Description Selectable from pixels ...

Page 22

... Type Drawing Overlay display Shading Gouraud shading can be used in the direct color mode to provide 3D object real shading and color gradation. MB86295S<Coral-LP> Specification Manual Rev1.1 Alpha Blending Description Transparent ratio set in particular register While one primitive (polygon, pattern, etc.), being drawn, registered transparent ratio applied A transparent coefficient set for each vertex ...

Page 23

... Caution: Use perspective correct mode when use texture at the top-left rule non-applicable mode. Top-left rule non-applicable primitives cannot use Geometry clip function. Non-top-left-part’s pixel quality is less than body. (using approximate calculation) MB86295S <Coral-LP> Specification Manual Rev1.1 4096 pixels can be used. ...

Page 24

... PERR SERR REQ GNT PCLK XRST XINT BURSTC TRANSC BURSTEN SBUSY CLK Clock S CKM CLKSEL0-1 Fig. 2.1 CORAL LP Signal Lines MB86295S<Coral-LP> Specification Manual Rev1.1 CORAL LP Graphics Controller BGA256 VI0-7 RI0-5 GI0-5 BI0-5 XRE 16 DCLKO DCKLI HSYNC VSYNC CSYNC Video output DISPE ...

Page 25

... PAR CBE1 PERR PCI Interface Pins Other Host I/f Pins MB86295S <Coral-LP> Specification Manual Rev1.1 BGA256 ...

Page 26

... ECK H 2 ECS XRST MB86295S<Coral-LP> Specification Manual Rev1.1 I/O Input RGB Input Green[3]. May also be configured as GPIO input. Input RGB Input Green[4]. May also be configured as GPIO input. Input Video output interface dot clock input. - VDDH - 3.3V power supply. ...

Page 27

... AD21 W 1 FRM AD16 MB86295S <Coral-LP> Specification Manual Rev1.1 - VSS - ground. I/O PCI configuration EEPROM data input. May also be configured as GPIO input/output. In addition this signal is used as RGB input Red[4] and serial interface data in depending on configuration. I/O PCI configuration EEPROM enable. May also be configured as GPIO input/output ...

Page 28

... CKM W 12 PVS CLK PVD MB86295S<Coral-LP> Specification Manual Rev1.1 - VDDH 3.3V power supply. I/O PCI Device Select (DEVSEL). I/O PCI Initiator Ready. I/O PCI Stop. Output PCI System Error. - VSS - ground. I/O PCI Target Ready. - VDDH 3.3V power supply. I/O PCI Parity. ...

Page 29

... MCKI MCKO MB86295S <Coral-LP> Specification Manual Rev1.1 - VSS - ground. Input Clock rate selection 0. Input Clock rate selection 1. - VDDH 3.3V power supply. I/O Graphics memory data bit 0. I/O Graphics memory data bit 1. I/O Graphics memory data bit 2. I/O Graphics memory data bit 3. ...

Page 30

... MD34 B 18 MD35 C 17 MD36 D 16 MD37 A 19 MD38 MB86295S<Coral-LP> Specification Manual Rev1.1 Output Graphics memory data mask 0. Output Graphics memory data mask 1. Output Graphics memory data mask 2. Output Graphics memory data mask 3. - VDDL 1.8V power supply. Output Graphics memory address bit 0. ...

Page 31

... B 11 MD56 A 12 MD57 D 11 MD58 MB86295S <Coral-LP> Specification Manual Rev1.1 I/O Graphics memory data bit 32. May also be configured as Green[1] for the RGB output. I/O Graphics memory data bit 32. May also be configured as Green[2] for the RGB output. I/O Graphics memory data bit 32. May also be configured as Green[3] for the RGB output ...

Page 32

... XRE B 3 GI0 C 4 GI1 C 3 GI2 MB86295S<Coral-LP> Specification Manual Rev1.1 - VDDL 1.8V power supply. I/O Graphics memory data bit 59. May also be configured as ITU-RBT-656 video capture data input bit 3 (VI3). When the RGB input is enabled this pin acts as Blue[3]. I/O Graphics memory data bit 60. May also be configured as ITU-RBT-656 video capture data input bit 4 (VI4) ...

Page 33

... It is recommended that AVD should be isolated on the PCB. - Insert a bypass capacitor with good high frequency characteristics between the power supply and ground. Place the capacitor as near as possible to the pin. MB86295S <Coral-LP> Specification Manual Rev1.1 : Analog Ground : Analog power supply (3.3 V) should be isolated on the PCB. ...

Page 34

... XINT Output (Open Drain) BC Output TC Output BEN Input SB Output MB86295S<Coral-LP> Specification Manual Rev1.1 Description PCI Address/Data PCI Bus Command/Byte Enable PCI Parity PCI Cycle Frame PCI Target Ready PCI Initiator Ready PCI Stop PCI Device Select PCI Initialisation Device Select ...

Page 35

... Mode register (IOM). Note that to enable the RGB input the XRE signal must be active low and also the appropriate register in the capture engine must be configured. MB86295S <Coral-LP> Specification Manual Rev1.1 EEPROM Enable. Enables the PCI EEPROM Configuration. This pin may also be configured as a GPIO Input/Output and acts as RI5 (Red Input 5) when the RGB Input is enabled ...

Page 36

... V is input to VREF. A bypass capacitor ( with good high-frequency characteristics ) must be inserted between VREF and AVS. COMR, COMG and COMB are tied to analog VDD via 0.1 uF ceramic capacitors. VRO must be pulled down to analog ground by a 2.7 k ohm resister. MB86295S<Coral-LP> Specification Manual Rev1.1 Description Dot clock signal for display ...

Page 37

... HSYNCI In Horizontal sync for RGB capture. This pin is multiplexed MD63. Note : - the RGB bit of VCM(video capture mode) register enables RGB input mode of video capture. MB86295S <Coral-LP> Specification Manual Rev1.1 I/O Description Digital video input clock signal input ITU656 Digital video data input. These pins are multiplexed MD63-MD56 ...

Page 38

... When I C interface is not used and the XRE pin is 0, input the “High” level to MD63-MD56. Note) Input voltage level is 3.3V. Please be careful, it does not support to 5V input. (The device whose output voltage not connectable.) MB86295S<Coral-LP> Specification Manual Rev1.1 I/O Description Video capture test signal ...

Page 39

... When XRE is fixed at “1”, MD63 - MD32 and DQM7 - DQM6 can be used as graphics memory interface. When XRE is fixed at “0”, these signals can be used as digital RGB output and digital video data input. MB86295S <Coral-LP> Specification Manual Rev1.1 I/O Description Graphics memory bus data ...

Page 40

... When CKM = L, selects input clock frequency when built-in PLL used according to setting of CSL pins CSL1 CSL0 MB86295S<Coral-LP> Specification Manual Rev1.1 Table 2-4 Clock Input Pins I/O Description Clock input signal PLL reset signal Clock mode signal Clock rate select signal Clock mode Input clock Multiplication ...

Page 41

... MHz 166 MHz 133 MHz 133 MHz 100 MHz The following relationship is disabled: Clock for geometry engine < Clock for other than geometry engine MB86295S <Coral-LP> Specification Manual Rev1.1 Table 2-5 Test Pin s I/O Description Input 3.3-V power. Clock for other than geometry engine ...

Page 42

... PCI or Coral LP data space as appropriate to the transfer mode. After each burst of a transfer the source and/or the destination address may be incremented (or not) by the burst size enabling transfers both to/from MB86295S<Coral-LP> Specification Manual Rev1.1 24 ...

Page 43

... PCI to PCI (PCI Master read/write). This mode is effectively a PCI to PCI DMA. Data is read from a source address in PCI data space into a temporary buffer from where it is written to the destination address, also in PCI data space. 111b Reserved. MB86295S <Coral-LP> Specification Manual Rev1.1 Function 35 ...

Page 44

... An external signal (BEN) can then be used to trigger the transfer and pause it between bursts. This may be useful, for example, when doing PCI Master reads from a client which takes time to pre-fetch more data for the next burst. MB86295S<Coral-LP> Specification Manual Rev1.1 Coral LP ...

Page 45

... bits of data is shifted out/in based on the serial clock. This may be main internal clock. The clock polarity may be specified to be high/low and it may be gated when the serial interface is inactive. MB86295S <Coral-LP> Specification Manual Rev1 ...

Page 46

... The Timeout Control/Status (TCS) register may be read to determine the offending client. Depending on circumstance a soft or firm reset may then be issued (through the SRST or FRST register) to clear the problem. MB86295S<Coral-LP> Specification Manual Rev1 interrupt. Once read the interrupt status register ...

Page 47

... Display registers 32 KB Video capture registers 64 KB Internal texture memory 32 KB Drawing registers 32 KB Geometry engine registers 32 MB Graphics memory MB86295S <Coral-LP> Specification Manual Rev1.1 0000000 to 1FBFFFF 1FC0000 to 1FFFFFF 2000000 to 3FFFFFF Table 3-4 Address Space Resource Base address 00000000 01FC0000 (01FCC000) 01FD0000 ...

Page 48

... C interface registers Display registers 32 KB Video capture registers 64 KB Internal texture memory 32 KB Drawing registers 32 KB Geometry engine registers MB86295S<Coral-LP> Specification Manual Rev1 space Graphics memory 32 MB 0000000 to 1FFFFFF area Graphics memory 2000000 to 3FBFFFF area Register area 3FC0000 to 3FFFFFF ...

Page 49

... Features - Master transmission and receipt - Slave transmission and receipt - Arbitration - Clock synchronization - Detection of slave address - Detection of general call address - Detection of transfer direction - Repeated generation and detection of START condition - Detection of bus error - Correspondence to standard-mode (100kbit high-speed-mode (400kbit/s) MB86295S <Coral-LP> Specification Manual Rev1.1 41 ...

Page 50

... Block diagram 4.2.1 Block Diagram SDA SCL Host Bus Host IF MB86295S<Coral-LP> Specification Manual Rev1.1 START condition/STOP condition noise filter detecting circuit ADR Comparater DAR BSR BCR CCR Arbitration Lost detecting circuit START condition/STOP condition generating circuit Shift Clock generating circuit I2C UNIT ...

Page 51

... BCR BCR is the 8-bit register which performs control and interruption of I2C bus. This register has following functions: - request / permission of interruption - generation of START condition - selection of master / slave - permission to generate acknowledge MB86295S <Coral-LP> Specification Manual Rev1.1 43 ...

Page 52

... SCL/SDA input signals is “1”, the filter output is “1”. Conversely when all three value is “0”, the filter output is “0”. To other samplings it holds the state before 1 clock. 4.3 Example application 4.3.1 Connection Diagram Slave Device SDA SCL MB86295S<Coral-LP> Specification Manual Rev1.1 3. SDA SCL 44 ...

Page 53

... There is a condition to generate STOP condition. - “0” writing to MSS bit in the interruption state in a master mode (MSS=1 & BB=1 & INT=1 & A L=0) “0” writing to MSS bit other than the above is disregarded. SDA SCL MB86295S <Coral-LP> Specification Manual Rev1.1 STOP condition 45 ...

Page 54

... When two or more I2C devices turn into a master device almost simultaneously and drive SCL line, each devices senses the state of SCL line and adjusts the drive timing of SCL line automatically in accordance with the timing of the latest device. MB86295S<Coral-LP> Specification Manual Rev1.1 A3 ...

Page 55

... Detection of the basic regulation violation on I2C-bus under data transfer (including ACK bit) - Detection of STOP condition in a master mode - Detection of the basic regulation violation on I2C-bus at the time of bus idol SDA SCL START SDA changed under data transmission (SCL=H). It becomes bus error. MB86295S <Coral-LP> Specification Manual Rev1 ...

Page 56

... Initialize setup of slave address ADR: write CCR: write CS[4:0]: write EN: 1write BCR: write BER: 0write BEIE: 1write INT: 0write INTE: 1write MB86295S<Coral-LP> Specification Manual Rev1.1 Start setup of clock frequency setup of macro enable setup of interruption End 48 ...

Page 57

... BB set,TRX set LRB reset INT set, TRX set DAR: write INT: 0write LRB reset INT set MSS: 0write INT reset BB reset, TRX reset MB86295S <Coral-LP> Specification Manual Rev1.1 Start START condition Transfer of address data Acknowledge Interruption data transfer acknowledge interruption STOP condition ...

Page 58

... BB set, TRX set LRB reset INT set, TRX set ACK: 0write INT: 0write INT set DAR: read MSS: 0write INT reset BB reset, TRX reset MB86295S<Coral-LP> Specification Manual Rev1.1 Start START condition Transfer of address data Acknowledge Iterruption Data transfer Negative acknowledge Interruption ...

Page 59

... Recovery from bus error BCR: write BER: 0write Cancellation of error flag BEIE: 1write CCR: write Setup of clock frequency CS[4:0]: write Setup of macro enable EN: 1write BCR: write BER: 0write BEIE: 1write INT: 0write INTE: 1write MB86295S <Coral-LP> Specification Manual Rev1.1 Start Setup of interruption End 51 ...

Page 60

... The simultaneous writing of “1” in SCC bit and “0” to MSS bit is prohibition About setup of S serial transfer clock When the delay of the positive edge of SCL terminal is large or when the clock is extended by the slave device, it may become smaller than setting value (calculation value) because of generation of overhead. MB86295S<Coral-LP> Specification Manual Rev1.1 52 ...

Page 61

... The video display timing is generated according to the display resolution (from 320 768). Color look-up There are two sets of colo r look-up tables by palette RAM for the indirect color mode (8 bits/pixel). Cursor Two sets of hardware cursor patterns (8 bits/pixel, 64 MB86295S <Coral-LP> Specification Manual Rev1.1 64 pixels each) can be used. 53 240 to 1024 ...

Page 62

... However, if high resolutions are displayed, the count of layers that can be displayed simultaneously and pixel data may be restricted according to the graphics memory ability to supply data. MB86295S<Coral-LP> Specification Manual Rev1 ...

Page 63

... L1 layer are overlaid and then are input to the blender. When performing processing using the extended mode, select the former; when performing the same processing as previous products, select the latter possible to specify which one to select for each layer. MB86295S <Coral-LP> Specification Manual Rev1.1 Pallet-0 Pallet-1 ...

Page 64

... L5 layer can be used as the blend coefficient layer. In this mode, the blend coefficient can be specified for each pixel, providing gradation, for example. When using this mode, set the L5 layer to 8 bits/pixel. MB86295S<Coral-LP> Specification Manual Rev1.1 (when D does not match transparent colo r) ...

Page 65

... When not splitting the window, set HDP to HDB and display only the left side of the window. The settings must meet the following relationship: 0 < HDB HDP < HSP < HSP + HSW + 1 < HTP 0 < VDP < VSP < VSP + VSW + 1 < VTR MB86295S <Coral-LP> Specification Manual Rev1.1 HTP HSP HDP ...

Page 66

... W Stride H Height DA Display Address DX Display Position DY MB86295S<Coral-LP> Specification Manual Rev1.1 Display Address (DA) Display Position X,Y (DX,DY) Stride (W) HDP Origin address of logical graphics space. Memory address of top left edge pixel in logical frame origin Width of logical graphics space. Defined in 64-byte unit Height of logical graphics space. Total raster (pixel) count of field Display origin address ...

Page 67

... DX < 8/bpp (bpp = < H DX, DY, and DA have to indicate the same point within the frame. In short, the following relationship must be satisfied bpp/8 + 64w MB86295S <Coral-LP> Specification Manual Rev1 (bpp = 8 or 16) 59 Previous display origin New display origin ...

Page 68

... This palette is dedicated to the L2 layer. This palette can be used only for the extended mode. Palette 3 (P3) This palette is dedicated to the L2 layer. This palette can be used only for the extended mode. MB86295S<Coral-LP> Specification Manual Rev1.1 Extended mode Direct color (16, 24), Indirect color (P0) ...

Page 69

... If part of a hardware cursor crosses the display frame border, the part outside the border is not shown. Usually, cursor 0 is preferred to cursor 1. However, with cursor 1 displayed upper the L0 layer and cursor 0 displayed lower the L0 layer, the cursor 1 display is preferred to the cursor 0. MB86295S <Coral-LP> Specification Manual Rev1.1 64 pixels, and the cursor 61 ...

Page 70

... Pixel frequency = 14.318 MHz = DCLKI input frequency Horizontal frequency = Pixel frequency/Horizontal total pixel count Vertical frequency = Horizontal frequency/Vertical total raster count MB86295S<Coral-LP> Specification Manual Rev1.1 Horizontal Pixel Horizontal total pixel frequency frequency count 6.7 MHz 424 15 ...

Page 71

... However, unlike the non-interlace mode, there is a distinction between odd and even fields depending on the phase relationship between the horizontal and vertical synchronous signals. Non-Interlace Fig. 5.4 Display Difference Synchronization Modes MB86295S <Coral-LP> Specification Manual Rev1.1 Interlace Video Interlace 63 ...

Page 72

... XRGBEN 14.318 MHz Fig. 5.6 Example of NTSC/PAL Encoder Connection The digital NTSC/PAL encoder can also be used, but in general, the usable pixel frequency/resolution are limited. For details, refer to the specifications for each company’s digital NTSC/PAL encoder. MB86295S<Coral-LP> Specification Manual Rev1.1 MB86029 R-IN R7-0 ...

Page 73

... Synchronous Control Writing video data in memory and scanning for display are executed simultaneously. The memory of the video capture unit is controlled by a ring buffer controller. If the frame rate of video capture is MB86295S <Coral-LP> Specification Manual Rev1 ...

Page 74

... If CBLA does not match the head of a raster, video capture data is written beyond the upper limit by only 1 raster (max.). Note that if other meaningful data is held in the area, the user-intended operation is hindered by overwriting. For reduced display, allocate the buffer area of the reduced frame size. MB86295S<Coral-LP> Specification Manual Rev1.1 66 ...

Page 75

... Vertical sync for RGB capture HSYNCI In Horizontal sync for RGB capture Note : - input pins are shared with the ITU656 input and memory data bus. - the MPX bit of the VCM(video capture mode) register selects which mode is used. MB86295S <Coral-LP> Specification Manual Rev1.1 67 ...

Page 76

... RGBVST and RGBVEN. For example, if input picture size is 800x400, then parameters for each register are decided as follow : RGBHC(840) RGBHST(20) RGBHEN(800) RGBVST (10) ) VSYNC captured RGBVEN (400) 5)Convert Matrix Coefficient In order to change the color conversion matrix, set up RGBCMY,RGBCb,RGBCr and RGBCMb . MB86295S<Coral-LP> Specification Manual Rev1.1 68 ...

Page 77

... Direct Input Mode Operation RGBCLK HSYNCI RGBHST RI5-0 GI5-0 BI5-0 6.3.5 Multiplex Input Mode Operation RGBCLK HSYNCI RGBHST COLSEL GI7-0 RBI7-0 MB86295S <Coral-LP> Specification Manual Rev1.1 captured captured ...

Page 78

... Cr= a21*R + a22*G + a23 Cb= a31*R + a32*G + a33 Note : - Each coefficient can be defined by registers and Cr components are reduced to half after this operation to form in 4:2:2 format. MB86295S<Coral-LP> Specification Manual Rev1.1 start to capture RGBVST (odd field) start to capture RGBVST ( even field) ...

Page 79

... If the input picture size is 480x360 and the display picture size is 640x480, then the parameters for each register are as follows. HSCALE=(480/640)*2048=0x0600 VSCALE=(360/480)*2048=0x0600 CMSHP=0x00f0 CMSVL=0x0168 CMDHP=0x0140 CMDVL=0x01e0 L1WW=0x0280 L1WH=0x01df MB86295S <Coral-LP> Specification Manual Rev1.1 (once). An example of the H 576 490 lines 576/490 = 1.176 1.176 2048=2408 0968 720 648 pixels 720/648 = 1 ...

Page 80

... GEOMETRY ENGINE 7.1 Geometry Pipeline 7.1.1 Processing flow The flow of geometry is shown below. Object coordinates (OC) Clip coordinates (CC) Normalized device coordinates (NDC) Drawing (device) coordinates (DC) MB86295S<Coral-LP> Specification Manual Rev1.1 MVP Transformation Clipping Back face carling 3D-2D Transformation View port transformation 72 ...

Page 81

... The geometry engine divides “XYZ” of the “CC” coordinate system by “Wcc” (Perspective Division). NDC: Normalized Device Coordinates Xndc Yndc 1/Wcc Zndc Xndc to Zndc and Z of “NDC” coordinate system MB86295S <Coral-LP> Specification Manual Rev1.1 CC coordinate CC Matrix” “4 Ma2 Ma3 Xoc ...

Page 82

... If other values are set in “Clip.max” and Clip.min, view volume clipping-on operates. coordinate transformation result is always compared with the values set in “Clip.max” and “Clip.min”. *1: Maximum value = 0x7f7fffff, minimum value = 0xff7fffff *2: Xmin,Ymin, Zmin, Wmin *3: Xmax, Ymax, Zmax MB86295S<Coral-LP> Specification Manual Rev1.1 DC coordinate transformation) In this case, ‘All coordinate 74 The ...

Page 83

... Dots on right side and base of triangle not drawn.’ depending on the value of the fraction, a gap may be produced between the right side and base of the frame. Drawing area MB86295S <Coral-LP> Specification Manual Rev1.1 “DC” Coordinates image of view volume clip frame Drawing clip frame A space of two pixels or more is required ...

Page 84

... The on/off operation is controlled by the GMDR2[0] setting. GMDR2[0] must be set to 1 only when back face carling is required. When back face culling is not required such as in ‘line,’ ‘point,’ and ‘polygon primitive,’ GMDR2[0] must be set to 0. MB86295S<Coral-LP> Specification Manual Rev1.1 76 ...

Page 85

... Sign bit (1 bit) int: Integer (15 bits) (4) RGB packed format reserved Color bits (8 bits) (5) ARGB packed format Alpha bits (8 bits Color bits (8 bits) MB86295S <Coral-LP> Specification Manual Rev1 (e-127) (1.f Frac X.int ...

Page 86

... When the log output dedicated command is used, log output of the device coordinates can be performed. 7.4.2 Log output destination address The log output destination address is controlled using the device coordinates log pointer. Log pointer is auto-increment-pointer, increment with log output. MB86295S<Coral-LP> Specification Manual Rev1.1 78 ...

Page 87

... Y coordinates which are max. at drawing must not be overlapped with other area. In addition, at drawing, specifying the clip frame (top left and bottom right coordinates) can prevent the drawing of images outside the clip frame . Origin MB86295S <Coral-LP> Specification Manual Rev1.1 4096. Each drawing frame is located in the Graphics Memory by X (max. 4096) ...

Page 88

... Z buffer is required for eliminating hidden surfaces bits mode, 2 bytes and in 8 bits mode, 1 byte are required per 1 pixel. Polygon drawing flag buffer This area is used for polygon drawing. 1 bit is required per 1 pixel. MB86295S<Coral-LP> Specification Manual Rev1.1 S (max. 8192) max. 4096 pixels ...

Page 89

... Draw vertices. Draw outline of polygon and plot all vertices to polygon draw flag buffer using high-speed 2DTriangle primitive. 3. Execute PolygonEnd command. Copy shape in polygon draw flag buffer to drawing frame and fill shape with color or specified tiling pattern. MB86295S <Coral-LP> Specification Manual Rev1.1 81 ...

Page 90

... For example, in the above diagram, when a right-hand triangle is drawn using the parameter that shows the coordinates positional relationship Xs (upper edge start Y coordinates) > XUs or Xs (lower edge start Y coordinates) > XLs, the appropriate picture may not be drawn. MB86295S<Coral-LP> Specification Manual Rev1.1 Upper edge ...

Page 91

... T DDA value of horizontal direction dQdx Q DDA value of horizontal direction 8.2.4 Anti-aliasing function CORAL performs anti-aliasing to make jaggies less noticeable and smooth on line edges. To use this function at the edges of primitives, redraw the primitive edges with anti-alias lines. MB86295S <Coral-LP> Specification Manual Rev1.1 83 ...

Page 92

... The binary bit map is used for character/font patterns, where foreground color is used for bitmap = 1 pixel, and background color (background color can be set to be transparent by setting) is applied for bitmap = 0 pixels. MB86295S<Coral-LP> Specification Manual Rev1.1 84 ...

Page 93

... Drawing of 8-/16-/24-bit direct color is supported for the texture pattern. For drawing 8 -bit direct color, only point sampling can be specified for texture interpolation; only de-curl can be specified for the blend mode. MB86295S <Coral-LP> Specification Manual Rev1.1 64 pixels of texture (at 16-bit color). If the 64 pixels best to store it in the internal texture buffer ...

Page 94

... T) coordinate as follows instead of texture: S < > Texture X size 1 Border When the applied (S, T) coordinate is either negative or larger than the specified texture p attern size, the outside of the specified texture pattern is rendered in the ‘border’ color. MB86295S<Coral-LP> Specification Manual Rev1.1 Cramp Border Texture X size 1 ...

Page 95

... The coordinates for the texture that cannot be drawn normally vary with the value of the Q component guide, when this value is smaller than –2048 or larger than 2048, normal drawing results are less likely to be obtained. MB86295S <Coral-LP> Specification Manual Rev1.1 0.5 1 ...

Page 96

... This data format can only be used only for the bi-linear filtering mode; it cannot be used for the point sampling mode. The wrapping mode is limited to REPEAT and the color mode is limited to 16-bit color. MB86295S<Coral-LP> Specification Manual Rev1.1 ) and selected texture pixel color (C ...

Page 97

... Texture layout in bi-linear mode (8 MB86295S <Coral-LP> Specification Manual Rev1 ...

Page 98

... Uses MSB of texcel color for ON/OFF control: MSB = 1: Texcel color MSB = 0: Frame buffer color Stencil alpha Uses MSB of texcel color for /OFF control: MSB = 1: Alpha blend texcel color and current frame buffer color MSB = 0: Frame buffer color MB86295S<Coral-LP> Specification Manual Rev1.1 Example of Tiling the color ...

Page 99

... ZWRITEMASK 0 Z Compare mode Code NEVER 000 ALWAYS 001 LESS 010 LEQUAL 011 EQUAL 100 GEQUAL 101 GREATER 110 NOTEQUAL 111 MB86295S <Coral-LP> Specification Manual Rev1.1 Operation Type 0 AND NAND 1 NOR !S XOR !D EQUIV S & !D AND INVERTED INVERTED Compare Z values value write overwrite ...

Page 100

... Texture memory mode Texture filter Texture coordinates correction Texture wrap Texture blend mode Bi-linear high-speed mode MB86295S<Coral-LP> Specification Manual Rev1.1 Line Drawing Attributes Description Line width selectable in range pixels Specify broken line pattern in 32-bit data Line edge smoothed when anti -aliasing enabled ...

Page 101

... Logic operation mode Transparency mode 8.6.5 Character pattern drawing attributes Drawing Attribute Character pattern enlarge/shrink Character pattern color Transparency/non-transparency MB86295S <Coral-LP> Specification Manual Rev1.1 BLT Attributes Description Specify two source logic operation mode Set transparent copy mode and transparent color Character Pattern Drawing ...

Page 102

... In the CORAL bold line mode, the starting and ending points are vertical to the theoretical line. Caution: CORAL line is generated by different algorithm. Thus drawing position is little bit different form other primitive. CREMSON bold line mode MB86295S<Coral-LP> Specification Manual Rev1.1 CORAL bold line mode 94 ...

Page 103

... Any pixel count can be set by the user. (1) (2) Edging not performed Interpolation of bold line joint not performed Interpolation of broken line pattern reference performed MB86295S <Coral-LP> Specification Manual Rev1.1 (1) (2) CORAL bold and broken lines Edging not performed ...

Page 104

... The edging line joint is also interpolated using a triangle, but the said depth information makes it possible to represent a good connection as shown in the figure below. Caution: Sometime joint shape looks not perfect. (using approximate calculation) Interpolation using triangle MB86295S<Coral-LP> Specification Manual Rev1.1 Intersection Control by depth information ...

Page 105

... The display list is transferred to the display list FIFO by one of the following methods: Write to display FIFO by CPU Transfer from main memory to display FIFO by external DMA Transfer from graphics memory to display FIFO by register setting MB86295S <Coral-LP> Specification Manual Rev1.1 Display list Command-1 Data 1-1 ...

Page 106

... In the following text, the floating-point format is suffixed by .float, the fixed point format is suffixed by .fixed, and the integer format is suffixed by .int. Set GMDR0 properly to match parameter suffixes. Rendering command parameters conform to the MB86290A data format. MB86295S<Coral-LP> Specification Manual Rev1.1 Format List 24 23 ...

Page 107

... SetModeRegister See Command table. SetGModeRegister See Command table. SetColorRegister See Command table. SetLVertex2i SetLVertex2iP MB86295S <Coral-LP> Specification Manual Rev1.1 Description No operation Specifies primitive type and pre-processes Specifies primitive type (vertex processing in same mode as previous mode) Specifies primitive type and pre-processes This command is used at execution of the CORAL extended function ...

Page 108

... G_Init G_Viewport G_DepthRange G_LoadMatirix G_ViewVolumeXYClip G_ViewVolumeZClip G_ViewVolumeWClip SetLVertex2i SetLVertex2iP SetModeRegister SetGModeRegister OverlapXY0fft OverlapZ0fft DC_LogOutAddr SetColorRegister G_BeginE G_BeginContE G_EndE MB86295S<Coral-LP> Specification Manual Rev1.1 Type code table Code 0010_0000 0010_0001 0010_0010 0010_0011 0011_0000 0011_0010 0011_0011 0100_0000 0100_0001 0100_0010 0100_0011 0100_0100 0100_0101 0100_0110 ...

Page 109

... In setup processing, “XY” is calculated in the integer format. The screen projection (GMDR0[0]=1) performed using this command is not assured. Command nclip_Points.int nclip_Lines.int nclip_Polygon.int nclip_Triangles.int nclip_Line_Strip.int nclip_Triangle_Strip.int nclip_Triangle_Fan.int MB86295S <Coral-LP> Specification Manual Rev1.1 Integer setup type Code 0000_0000 0000_0001 0000_0010 0000_0011 0000_0101 0000_0111 ...

Page 110

... The G Init command initializes geometry engine. Execute this command before processing. G_End (Format G_End The G_End command ends one primitive. The G_Vertex command must be specified between the G_Begin or G_BeginCont command and G_End command. MB86295S<Coral-LP> Specification Manual Rev1 Reserved Reserved 16 15 Reserved ...

Page 111

... The packet that can be set between the G_End packet set just before and the G_BeginCont packet is only ‘foreground color setting by the SetRegister packet.’ The G_Vertex command must be specified between the G_Begin or G_BeginCont command and G_End command. primitive type need be specified in the G_BeginCont command. MB86295S <Coral-LP> Specification Manual Rev1 Command ...

Page 112

... Other than above Primitives other than unclipped primitives (ST,Z,C) Point ¡ (0,0,0) (0,0,1) ¡ (0,1,0) (0,1,1) (1,x,x) *1: Shading is not assured. *2: Texture and depth quality is less than Triangle MB86295S<Coral-LP> Specification Manual Rev1 Command Reserved Line Triangle ¡ ¡ Line Triangle ¡ ¡ ¡ ¡ ¡ ...

Page 113

... The packet that can be set between the G_End packet set just before and the G_BeginCont packet is only ‘foreground color setting by the SetRegister packet.’ The G_Vertex command must be specified between the G_Begin or G_BeginCont command and G_End command. primitive type need be specified in the G_BeginCont command. MB86295S <Coral-LP> Specification Manual Rev1 Reserved ...

Page 114

... For the packed RGB, use the 8-bit color value directly. The GMDR1 register is valid only for line drawing ignored in primitives other than line. The GMDR2 register matters only when a triangle (excluding a polygon) is drawn. At primitives other than triangle, set “0”. MB86295S<Coral-LP> Specification Manual Rev1 Reserved Reserved X ...

Page 115

... The G_DepthRange command sets the “Z” scale/offset value used when an NDC is transformed into a DC. G_LoadMatrix (Format G_LoadMatrix The G_LoadMatrix command sets the transformation matrix used when object coordinates (OC) is transformed into clip coordinates (CC). MB86295S <Coral-LP> Specification Manual Rev1 Reserved Reserved X_Scaling.float/fixed X_Offset.float/fixed Y_Scaling.float/fixed Y_Offset ...

Page 116

... The G_ViewVolumeZClip command sets the Z coordinates of the clip boundary value in view volume clipping. G_ViewVolumeWClip (Format G_ViewVolumeWClip The G_ViewVolumeWClip command sets the W coordinates of the clip boundary value in view volume clipping (minimum value only). MB86295S<Coral-LP> Specification Manual Rev1 Reserved Reserved XMIN.float/fixed XMAX.float/fixed YMIN.float/fixed YMAX ...

Page 117

... Border command sets the Z offset of the edge primitive. Shadow 0000_0011 Shadow command sets the Z offset of the shade primitive. Packed_ONBS 0000_0111 Packed_ONBS command sets the above four types of Z MB86295S <Coral-LP> Specification Manual Rev1 Command Explanation ShadowXY command sets the XY offset of the shade primitive relative to the body primitive ...

Page 118

... SetGModeRegister The SetGModeRegister command sets the geometry extended mode register. Command: Command Code GMDR1E 0001_0000 GMDR2E 0010_0000 MB86295S<Coral-LP> Specification Manual Rev1 Command Reserved LogOutAddr 16 15 Command Reserved MDR1*/MDR2* Explanation MDR1 command sets MDR1 for the body primitive. ...

Page 119

... SetRegister_LXOdc/LYOdc command is input directly to the geometry FIFO. SetLVertex2iP (Format SetLVertex2iP LY0dc The SetLVertex2iP command supports packed XY of SetLVertex21. MB86295S <Coral-LP> Specification Manual Rev1 Command Reserved FGC8/16/24 Explanation ForeColor command sets the foreground color for the body primitive ...

Page 120

... AlternateP BottomRight LoadTexture LoadTextureP LoadTILE LoadTexture BltTextureP LoadTILE BltCopyAlt- AlphaBlendP MB86295S<Coral-LP> Specification Manual Rev1.1 Description No operation Interrupt request to host CPU Synchronization with events Sets data to register Sets data to high-speed 2DTriangle vertex register Initializes border rectangle calculation of multiple vertices random shape ...

Page 121

... DrawLine2iP DrawTrap DrawVertex2i DrawVertex2iP DrawRectP DrawBitmapP BitCopyP BitCopyAlternateP LoadTextureP BltTextureP BltCopyAltAlphaBlendP SetVertex2i SetVertex2iP Draw SetRegister Sync Interrupt Nop MB86295S <Coral-LP> Specification Manual Rev1.1 Type Code Table Code 0000_0000 0000_0001 0000_0010 0000_0011 0000_0100 0000_0101 0000_0110 0000_0111 0000_1001 0000_1011 0000_1101 0000_1111 0001_0001 0001_0011 ...

Page 122

... AntiXvectorNoEndBlpClear AntiYvectorNoEndBlpClear ZeroVector Onevector ZeroVectorNoEnd OnevectorNoEnd ZeroVectorBlpClear OnevectorBlpClear ZeroVectorNoEndBlpClear OnevectorNoEndBlpClear AntiZeroVector AntiOnevector AntiZeroVectorNoEnd AntiOnevectorNoEnd AntiZeroVectorBlpClear AntiOnevectorBlpClear AntiZeroVectorNoEndBlpClear AntiOnevectorNoEndBlpClear MB86295S<Coral-LP> Specification Manual Rev1.1 Command Code Table (1) Code 000_00000 000_00001 001_00000 001_00001 001_00010 001_00011 001_00100 001_00101 001_00110 001_00111 001_01000 001_01001 001_01010 001_01011 ...

Page 123

... BltDraw Bitmap TopLeft TopRight BottomLeft BottomRight LoadTexture LoadTILE TrapRight TrapLeft TriangleFan FlagTriangleFan Flush_FB Flush_Z PolygonBegin PolygonEnd ClearPolyFlag Normal MB86295S <Coral-LP> Specification Manual Rev1.1 Command Code Table (2) Code 010_00001 010_00010 010_00011 010_00100 010_00101 010_00110 010_00111 010_01000 010_01001 011_00000 011_00001 011_00010 011_00011 110_00001 ...

Page 124

... The Sync command suspends all subsequent display list processing until event set in flag detected. Flag: Bit number Bit field name Reserved Bit 0 VBLANK VBLANK Synchronization 0 No operation 1 Wait for VSYNC detection MB86295S<Coral-LP> Specification Manual Rev1 Reserved Reserved 16 15 Reserved Reserved 16 15 Reserved Reserved ...

Page 125

... Commands: Normal Sets vertices data. PolygonBegin Starts calculation of circumscribed rectangle of random shape to be drawn. Calculate vertices of rectangle including all vertices of random shape defined between PolygonBegin and PolygonEnd. Flag: Not used MB86295S <Coral-LP> Specification Manual Rev1 Count Address (Val 0) (Val 1) (Val n) ...

Page 126

... Command: Pixel Draws pixel without Z value. DrawPixelZ (Format5 DeawPixel PXs PYs PZs The DrawPixelZ command draws pixel with Z value. Command: PixelZ Draws pixel with Z value. MB86295S<Coral-LP> Specification Manual Rev1 Command Reserved 16 15 Command Reserved 16 15 Command Reserved 118 0 0 ...

Page 127

... XvectorBlpClear YvectorBlpClear XvectorNoEndBlpClear YvectorNoEndBlpClear AntiXvector AntiYvector AntiXvectorNoEnd AntiYvectorNoEnd AntiXvectorBlpClear AntiYvectorBlpClear AntiXvectorNoEndBlpClear AntiYvectorNoEndBlpClear MB86295S <Coral-LP> Specification Manual Rev1 Command Reserved LPN LXs LXde LYs LYde Draws line (principal axis X). Draws line (principal axis Y). Draws line (principal axis X, and without end point drawing). ...

Page 128

... OneVectorNoEndBlpClear AntiZeroVector AntiOneVector AntiZeroVectorNoEnd AntiOneVectorNoEnd AntiZeroVectorBlpClear AntiOneVectorBlpClear AntiZeroVectorNoEndBlpClear AntiOneVectorNoEndBlpClear MB86295S<Coral-LP> Specification Manual Rev1 Command Reserved Draws line from vertex 0 to vertex 1. Draws line from vertex 1 to vertex 0. Draws line from vertex 0 to vertex 1 (without drawing end point). Draws line from vertex 1 to vertex 0 (without drawing end point) ...

Page 129

... OneVectorNoEndBlpClear AntiZeroVector AntiOneVector AntiZeroVectorNoEnd AntiOneVectorNoEnd AntiZeroVectorBlpClear AntiOneVectorBlpClear AntiZeroVectorNoEndBlpClear AntiOneVectorNoEndBlpClear MB86295S <Coral-LP> Specification Manual Rev1 Command Reserved Draws line from vertex 0 to vertex 1. Draws line from vertex 1 to vertex 0. Draws line from vertex 0 to vertex 1 (without drawing end point). Draws line from vertex 1 to vertex 0 (without drawing end point) ...

Page 130

... It starts drawing after setting parameters at 2DTriangle Drawing registers Only the packed integer format can be used for vertex coordinates. Commands: TriangleFan Draw high-speed 2DTriangle. FlagTriangleFan Draws high-speed 2DTriangle for polygon drawing in the flag buffer. MB86295S<Coral-LP> Specification Manual Rev1 Command Reserved Xs DXdy ...

Page 131

... The DrawBitmapP command draws rectangle patterns. Commands: BltDraw Draws rectangle of 8 bits/pixel or 16 bits/pixel. DrawBitmap Draws binary bitmap character pattern. Bit 0 is drawn in transparent or background color, and bit 1 is drawn in foreground color. MB86295S <Coral-LP> Specification Manual Rev1 Command Reserved RsizeX 16 15 ...

Page 132

... BltCopyAlternateP (Format5 BltCopyAlternateP SRYs DRYs BRsizeY The BltCopyAlternateP command copies rectangle between two separate drawing frames. Command: TopLeft Starts BitBlt transfer from top left coordinates. MB86295S<Coral-LP> Specification Manual Rev1 Command Reserved BRsizeX 16 15 Command Reserved SADDR SStride DADDR ...

Page 133

... It stores a texture pattern into the texture buffer current pattern size (TXS/TIS) and offset address (XBO). For DestOffset, specify the word-aligned byte address (16 bits) (bit 0 is always 0). Commands: LoadTexture Stores texture pattern into internal texture buffer. LoadTile Stores tile pattern into internal texture buffer. MB86295S <Coral-LP> Specification Manual Rev1 Command (Pattern 0) (Pattern 1) (Pattern ...

Page 134

... BlendStride, BlendRXs, BlendRYs) and then copies the result of the alpha blending to the destination (specified using FBR (frame buffer base address), XRES (X resolution), DRXs, and DRYs). Command: Reserved Set 0000_0000 to maintain future compatibility. MB86295S<Coral-LP> Specification Manual Rev1 Command Reserved SADDR ...

Page 135

... RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED SUBSYSTEM ID RESERVED RESERVED RESERVED RESERVED MAX LAT MIN GNT RESERVED USER REGISTER MB86295S <Coral-LP> Specification Manual Rev1.1 15:8 7:0 VENDER ID COMMND REVISION ID MASTER CACHELINE LATENCY SIZE TIMER RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED SUBSYSTEM VENDOR ID ...

Page 136

... MB86295S<Coral-LP> Specification Manual Rev1.1 Description Identifies the vendor of the IC. The Reset Value represents the vendor ID of Fujitsu Limited. Description ID of Fujitsu Limited PCI device (Coral device ID). Description Reserved Fast Back-to-Back Master Enable. This is not supported by the Coral-LP and should be set to ‘ ...

Page 137

... Bit Type Reset Value 7 MB86295S <Coral-LP> Specification Manual Rev1.1 Description Parity Error has been detected by the Coral-LP. System Error has been signaled by the Coral-LP. Received Master Abort. Set to ‘1’ when a PCI Master terminates a user to the Coral-LP transaction with Master Abort. ...

Page 138

... User Programmable Register Bit Type Reset Value 31 MB86295S<Coral-LP> Specification Manual Rev1.1 Description Memory Base Address. This determines the address of the first Coral-LP non PCI register. The Coral-LP will respond as a Target to accesses in the address range: (memory_base_address) to (memory_base_address + 3FF0000H) Description Subsystem Vendor ID ...

Page 139

... IST 0024 IMASK 002C 0038 005C 0070 0074 0078 007C 00A0 00A4 MB86295S <Coral-LP> Specification Manual Rev1 MRO IST IST IMASK CCF IP BTV BTV FTV FTV ...

Page 140

... GIM 00AC 00B0 00B4 00F0 8000 8004 8008 BSIZE 800C 8010 8014 8040 … 805C MB86295S<Coral-LP> Specification Manual Rev1.1 IOM GD GD GWE SIC CKD SID TLS CID CN BSA SA BDA DA BCR TSIZE BSR BER BST TCNT BCB RWDATA * 8 132 GD RWD ...

Page 141

... Graphics memory interface register list Base = HostBase Offset FFFC MB86295S <Coral-LP> Specification Manual Rev1.1 Reserved Reserved Reserved Reserved Reserved Access Prohibitation Access Prohibitation Access Prohibitation ...

Page 142

... L2DY (L2 Display Y) 130 L2EC 134 L2WY (L2 Window Y) 138 L2WH (L2 Window Height) MB86295S<Coral-LP> Specification Manual Rev1.1 DCM (Display Control Mode) HSW L0M (L0 Mode) L0S (L0 Stride) L0OA (L0 Origin Address) L0DA (L0 Display Address) L0EM (L0 Extend Mode) L0PB L1M (L1 Mode) ...

Page 143

... L5DY (L5 Display Y) 110 L5EC 164 L5WY (L5 Window Y) 168 L5WH (L5 Window Height) MB86295S <Coral-LP> Specification Manual Rev1.1 L3M (L3 Mode) L3S (L3 Stride) L3OA0 (L3 Origin Address 0) L3DA0 (L3 Display Address 0) L3OA1 (L3 Origin Address 1) L3DA1 (L3 Display Address 1) L3EM (L3 Extend Mode) L3PB L4M (L4 Mode) ...

Page 144

... CUY1 (Cursor1 Position Y) 180 184 0B4 188 18C 190 194 198 MB86295S<Coral-LP> Specification Manual Rev1.1 CPM CUTC (Cursor Transparent Control) CUOA0 (CUrsor0 Origin Address) CUOA1 (CUrsor1 Origin Address) DLS (Display Layer Select) DLS5 DLS4 DLS3 DBGC (Display Back Ground Color) ...

Page 145

... L2TR (L2 Transparent Control) 0C0 L2TC (L2 Transparent Color) 1A0 1A4 1A8 1AC 1B0 1B4 MB86295S <Coral-LP> Specification Manual Rev1.1 L0TC (L0 Transparent Control) L0TC (L0 Transparent Color) L3TR (L3 Transparent Control) L3TR (L3 Transparent Color) L0TEC (L0 Extend Transparency Control) L0ETC (L0 Extend Transparent Color) L1TEC (L1 Transparent Extend Control) ...

Page 146

... A 404 : 7FC 800 A 804 : BFC 1000 A 1004 : 13FC 1400 A 1404 : 17FC MB86295S<Coral-LP> Specification Manual Rev1.1 L0PAL0 R G L0PAL1 : L0PAL255 L1PAL0 R G L1PAL1 : L1PAL255 L2PAL0 R G L2PAL1 : L2PAL255 L3PAL0 ...

Page 147

... VSCI 008 010 014 018 01C 020 028 02C 040 CVLPF 048 04C 080 084 088 090 MB86295S <Coral-LP> Specification Manual Rev1 VCM (Video Capture Mode) CSC(Capture SCale) VSCF HSCI VCS(Video Capture Status) CBM(Capture Buffer Mode) ...

Page 148

... RGBCMY(RGB Color convert Matrix Y coefficient) 0C0 a11 RGBCMCb(RGB Color convert Matrix Cb coefficient) 0C4 a21 RGBCMCr(RGB Color convert Matrix Cr coefficient) 0C8 a31 RGBCMb(RGB Color convert Matrix b coefficient) 0CC b1 4000 4004 MB86295S<Coral-LP> Specification Manual Rev1 a11 a22 ...

Page 149

... 060 (018 MB86295S <Coral-LP> Specification Manual Rev1.1 Ys Int Xs Int dXdy Int XUs Int dXUdy Int XLs Int dXLdy Int USN Int LSN Int Rs Int dRdx Int dRdy Int ...

Page 150

... 150 (054 154 (055) Int S 158 (056) Int S MB86295S<Coral-LP> Specification Manual Rev1.1 Zs dZdx dZdy Ss Int dSdx Int dSdy Int Ts Int dTdx Int dTdy Int Qs Frac dQdx Frac dQdx Frac LPN Int LXs ...

Page 151

... MB86295S <Coral-LP> Specification Manual Rev1.1 PXdc Int PYdc Int PZdc RXs Int RYs Int RsizeX Int RsizeY Int SADDR Address SStride Int SRXs Int SRYs Int ...

Page 152

... LW 428 (10a) TT 42C (10b) 430 (10c) MB86295S<Coral-LP> Specification Manual Rev1.1 CTR FCNT IFSR IFCNT SST DS PST EST MDR0 CF MDR1/MDR1S/MDR1B/MDR1TL LOG MDR2/MDR2S/MDR2TL LOG MDR3 TAB TBL TWS MDR4 LOG 144 9 8 ...

Page 153

... TXSN 468 (11a) 46C (11b) 470 (11C) 474 (11D) 480 (120) 484 (121) 488 (122) 48C (123) 494 (129) MB86295S <Coral-LP> Specification Manual Rev1.1 9 FBR FBASE XRES ZBR ZBASE TBR TBASE PFBR PFBASE CXMIN CXMAX CYMIN CYMAX TXS TIS TISN TOA ...

Page 154

... MB86295S<Coral-LP> Specification Manual Rev1.1 LX0dc Int LY0dc Int LX1dc Int LY1dc Int X0dc Int Y0dc Int X1dc Int Y1dc Int X2dc Int Y2dc Int 146 ...

Page 155

... The parenthesized value in the Offset field denotes the absolute address used by the SetRegister command. Base = GeometryBase Offset 000 ( ) 040 (2010) 044 (2011) 048 (2012) 400 ( ) MB86295S <Coral-LP> Specification Manual Rev1 GCTR FCMT GS GMDR0 GMDR1 GMDR1E GMDR2 GMDR2E DFIFOG 147 7 ...

Page 156

... RW0 Read and write 0 enable d 5. Initial value Indicates initial value of immediately before the reset of each bit field. 6. Handling of reserved bits “0” is recommended for the write value so that compatibility can be maintained with future products. MB86295S<Coral-LP> Specification Manual Rev1.1 148 ...

Page 157

... Indicates that an internal FIFO or Bus timeout has occurred. The TCS (Timeout Control/Status) register may be read to determine the cause of the timeout. Bit 26 SII (Serial Interface Interrupt) Indicates a serial interface write/read has completed. Bit 27 GI (GPIO Interrupt) Indicates that a GPIO input has changed state (0->1 or 1->0) MB86295S <Coral-LP> Specification Manual Rev1.1 H Reserved Reserved ...

Page 158

... SIIM (Serial Interface Interrupt) Masks serial interface interrupt. Bit 27 GIM (GPIO Interrupt) Masks GPIO interrupt. Bit 28 BCM (Burst Complete) Masks Burst Complete interrupt. Bit 29 TCM (Transfer Complete) Masks Transfer complete interrupt. MB86295S<Coral-LP> Specification Manual Rev1.1 H Reserved Resv Reserved R0 R0 R0W0 0 0 ...

Page 159

... Selects the clock for other than the geometry engine 11 Reserved 10 Reserved 01 133 MHz 00 100 MHz Notes: 1. Write “0” to the bit field other than the above ([31:20], [15:00]). 2. Operation is not assured when the clock setting relationship is CGE < COT. MB86295S <Coral-LP> Specification Manual Rev1 Reserved CGE COT RW ...

Page 160

... Bit field name R/W Initial value Writing a “1b” to this register will trigger a Firm Reset. This resets the complete device (as far as possible) including the PCI Interface. SRBS (Slave Burst Read Size) MB86295S<Coral-LP> Specification Manual Rev1 Reserved ...

Page 161

... SER (SERial Interface enable) If set to “1b” then the serial interface is enabled. This field is ignored if either the RGB input or EEPROM is enabled. For the serial interface strobe signal to be used the SBE field must also be clear (“0b”). MB86295S <Coral-LP> Specification Manual Rev1.1 H Reserved ...

Page 162

... GPIO inputs, otherwise unwanted interrupts may occur. The mapping to pins is: Bit 16: EDO Bit 17: EDI Bit 18: ECK Bit 19: ECS Bit 20: EE Bit 21: BURSTC Bit 22: TRANSC Bit 23: SBUSY Bit 24: BURSTEN Bit 25: GI1 Bit 26: GI2 Bit 27: GI3 Bit 28: GI4 Bit 29: GI5 MB86295S<Coral-LP> Specification Manual Rev1.1 154 ...

Page 163

... Otherwise if a bit it “0b” the corresponding bit will remain unchanged. The bit positions refer to the following pins: Bit 16: EDO Bit 17 EDI Bit 18: ECK Bit 19: ECS Bit 20: EE Bit 21: BURSTC Bit 22: TRANSC Bit 23: SBUSY Bit 24: BURSTEN MB86295S <Coral-LP> Specification Manual Rev1.1 H GWE Resv 155 GD ...

Page 164

... When set to “1b” data/strobe are clocked out on a rising edge of the serial interface clock and data in is clocked in on the next falling edge. When clock gating is enabled (by setting the CKG field) the static level is high. MB86295S<Coral-LP> Specification Manual Rev1.1 H ...

Page 165

... This field indicates the chip’s unique version number. Note that the unique version number for the ES version and that of the mass-produced version are different. 0000_0000 ES 0000_0001 Reserved 0000_0010 Reserved for LQ 0000_0011 Reserved 0000_0100 Reserved for LB MB86295S <Coral-LP> Specification Manual Rev1 Reserved R0 0 0000_0011 157 ...

Page 166

... This register specifies the length and address manipulation performed for a transfer. It can also be used to start a transfer. Bit TSIZE This field specifies the overall transfer length as a number of dwords. A transfer will be split up into a number of bursts whose length is specified by the BSIZE field. MB86295S<Coral-LP> Specification Manual Rev1 ...

Page 167

... If set to “1b” then the external TRANSC signal will be active. Otherwise if set to “0b” it will remain inactive low. Note that this bit does not affect the Transfer Complete indication in the main interrupt status register (IST) or the triggering of the main external interrupt. MB86295S <Coral-LP> Specification Manual Rev1.1 H ...

Page 168

... Gives the current transfer count as a number of dwords remaining to be transferred. Bit 30 BC (Burst Complete) Indicates the state of a burst. Note that when in active high mode this field will remain high following a burst unless it is cleared either by a clear on read or by writing 0 to it. MB86295S<Coral-LP> Specification Manual Rev1 Reserved ...

Page 169

... PCI slave modes. These can be used to transfer large quantities of data to/from the Coral LP in PCI Slave mode with automatic pre-fetch/write of data with address incrementing. MB86295S <Coral-LP> Specification Manual Rev1.1 H ...

Page 170

... Even if this bit is set to “1” by detection of START condition cleared by writing “0” on INT bit or by not being addressed in a slave mode. 0: Received data is not the 1st byte. 1: Received data is the 1st byte (address data). MB86295S<Coral-LP> Specification Manual Rev1 ...

Page 171

... Flag bit for request of interruption for transfer end When this bit is “1” SCL line is maintained at “L” level. If this bit is cleared by being written “0”, SCL line is released and the following byte transfer is started. Moreover MB86295S <Coral-LP> Specification Manual Rev1.1 5 ...

Page 172

... If “0” is written to INT bit and “1” is written to SCC bit, priority will be given to “1” writing to SCC bit and START condition will be generated. 3) Generation of START condition and STOP condition The simultaneous writing of “1” to SCC bit and “0” to MSS bit is prohibition. MB86295S<Coral-LP> Specification Manual Rev1.1 164 ...

Page 173

... SCL terminal changed. When the delay of the positive edge of SCL terminal is large or when the clock is extended by the slave device, it becomes larger than this value. The value of m becomes like the following page to the value of CS 4-0. MB86295S <Coral-LP> Specification Manual Rev1 ...

Page 174

... MB86295S<Coral-LP> Specification Manual Rev1.1 CS2 CS1 CS0 ...

Page 175

... The writing side of this register is a double buffer. When the bus is in use (BB=1), the write data is loaded to the register for serial transfer for every transfer. At the time of read-out, the receiving data is effective only when INT bit is set because the register for serial transfer is read directly at this time. MB86295S <Coral-LP> Specification Manual Rev1 ...

Page 176

... Sets the refresh interval 000 Refresh is performed every 384 internal clocks. 111 Refresh is performed every 1552 internal clocks. 001 to 110 Refresh is performed every ‘64 n’ internal clocks in the 64 to 384 range. MB86295S<Coral-LP> Specification Manual Rev1.1 H TRC TRP TRAS TRCD LOWD ...

Page 177

... This field sets the wait time secured from the refresh to the bank active. The clock count is used to express the wait time. 1010 10 clocks 1001 9 clocks 1000 8 clocks 0111 7 clocks 0110 6 clocks 0101 5 clocks 0100 4 clocks MB86295S <Coral-LP> Specification Manual Rev1.1 169 ...

Page 178

... Reserved Always write “0” at write. “1” is always read at read. Bit 30 TWR Sets the write recovery time (the time from the write command to the read or to the pre- charge command clocks 0 1 clock MB86295S<Coral-LP> Specification Manual Rev1.1 170 ...

Page 179

... Divides display reference clock by the preset ratio to generate dot clock Offset 0 x00000 Frequency not divided x00001 Frequency division rate = 1/4 x00010 Frequency division rate = 1/6 X00011 Frequency division rate = 1/8 : x11111 Frequency division rate = 1/64 MB86295S <Coral-LP> Specification Manual Rev1.1 (DisplayBaseAddress + 100 EEQ ODE RW ...

Page 180

... Offset = 100h. Also, when PLL is selected as the reference clock, frequency division rates 1/1 to 1/5 are non-functional even when set; other frequency division rates are assigned. Bit 15 CKS (Clock Source) Selects reference clock 0: Internal PLL output clock 1: DCLKI input MB86295S<Coral-LP> Specification Manual Rev1.1 172 ...

Page 181

... Enables simulta neous display of the L4 and L5 layers. These layers correspond to the B layer for previous products. 0: Does not display L4 and L5 layer 1: Displays L4 and L5 layer Bit 15 DEN (Display Enable) Enables display 0: Does not output display signal 1: Outputs display signal MB86295S <Coral-LP> Specification Manual Rev1 Reserved R0 0 ...

Page 182

... Displays L4 layer Bit 5 L5E (L5 layer Enable) Enables L5 layer display 0: Does not display L5 layer 1: Displays L5 layer Bit 15 DEN (Display Enable) Enables display 0: Does not output display signal 1: Outputs display signal MB86295S<Coral-LP> Specification Manual Rev1 Reserved R0 0 174 5 ...

Page 183

... DisplayBaseAddress + 0E address Bit number 7 6 Bit field name R/W Initial value This register controls the pulse width of the horizontal synchronization signal in unit of pixel clocks. Setting value + 1 is the pulse width clock count. MB86295S <Coral-LP> Specification Manual Rev1 Don’t care ...

Page 184

... DisplayBaseAddress + 16 address Bit number Bit field name Reserved R/W R0 Initial value 0 This register controls the vertical display period in unit of raster. Setting value + 1 is the count of raster to be displayed. MB86295S<Coral-LP> Specification Manual Rev1 VSW Don’t care ...

Page 185

... Shows the value added to the index when subtracting palette of L0 layer. 16 times of setting value is added. Bit 31 and 30 L0EC (L0 layer Extended Color mode) Sets extended color mode for L0 layer 00 Mode determined by L0C 01 Direct color (24 bits/pixel) mode 1x Reserved MB86295S <Coral-LP> Specification Manual Rev1 Reserved RW R0 Don’t care 0 H L0PB ...

Page 186

... Bit number Bit field name Reserved R/W R0 Initial value 0 This register sets the display starting position (Y coordinates) of the L0 layer on the basis of the origin of the logic frame in pixels. MB86295S<Coral-LP> Specification Manual Rev1.1 H L0OA RW Don’t care H L0DA RW Don’t care H 12 ...

Page 187

... DisplayBaseAddress + 1 1A address Bit number Bit field name Reserved R/W R0 Initial value 0 This register controls the vertical direction display size (height) of the L0 layer window. Setting value + 1 is the height. MB86295S <Coral-LP> Specification Manual Rev1 L0WX ...

Page 188

... Sets color format of L1 layer The YC mode must be set for video capture. 0: RGB mode 1: YC mode Bit 31 L1C (L1 layer Color mode) Sets color mode for L1 layer 0: Indirect color (8 bits/pixel) mode 1: Direct color (16 bits/pixel) mode MB86295S<Coral-LP> Specification Manual Rev1.1 H L1W 180 Reserved R0 0 ...

Page 189

... L1WY (L1 layer Window position Y ) Register DisplayBaseAddress + 126 address Bit number Bit field name Reserved R/W R0 Initial value 0 This register sets the Y coordinates of the display position of the L1 layer window. MB86295S <Coral-LP> Specification Manual Rev1.1 H L0PB RW H L0DA RW Don’t care (DispplayBaseAddress + ...

Page 190

... Bit number Bit field name Reserved R/W R0 Initial value 0 This register controls the vertical direction display size (height) of the L1 layer window. Setting value + 1 is the height. MB86295S<Coral-LP> Specification Manual Rev1.1 (DispplayBaseAddress + L0WW Don’t care ...

Page 191

... Reserved Bit 31 L2C (L2 layer Color mode) Sets the color mode for L2 layer 0 Indirect color (8 bits/pixel) mode 1 Direct color (16 bits/pixel) mode MB86295S <Coral-LP> Specification Manual Rev1 L2W Reserved RW R0 Don’ ...

Page 192

... Shows the value added to the index when subtracting palette of L2 layer. 16 times of setting value is added. Bit 31 and 30 L2EC (L2 layer Extended Color mode) Sets extended color mode for L2 layer 00 Mode determined by L2C 01 Direct color (24 bits/pixel) mode 1x Reserved MB86295S<Coral-LP> Specification Manual Rev1.1 H L2PB Reserved 184 ----- ...

Page 193

... Bit number Bit field name Reserved R/W R0 Initial value 0 This register sets the display starting position (X coordinates) of the L2 layer on the basis of the origin of the logic frame in pixels. MB86295S <Coral-LP> Specification Manual Rev1.1 H L2OA0 RW Don’t care H L2DA0 RW Don’t care H L2OA1 RW Don’ ...

Page 194

... Bit number Bit field name Reserved R/W R0 Initial value 0 This register controls the vertical direction display size ( height) of the L2 layer window. Setting value + 1 is the height. MB86295S<Coral-LP> Specification Manual Rev1 L2DY Don’t care H 12 ...

Page 195

... Displays frame 1 10 Switches frame 0 and 1 alternately for display 11 Reserved Bit 31 L3C (L3 layer Color mode) Sets the color mode for L3 layer 0 Indirect color (8 bits/pixel) mode 1 Direct color (16 bits/pixel) mode MB86295S <Coral-LP> Specification Manual Rev1.1 H L3W Reserved RW R0 Don’t care 0 187 L3H RW ...

Page 196

... Shows the value added to the index when subtracting palette of L3 layer. 16 times of setting value is added. Bit 31 and 30 L3EC (L3 layer Extended Color mode) Sets extended color mode for L3 layer 00 Mode determined by L3C 01 Direct color (24 bits/pixel) mode 1x Reserved MB86295S<Coral-LP> Specification Manual Rev1.1 H L3PB Reserved 188 ...

Page 197

... Bit number Bit field name Reserved R/W R0 Initial value 0 This register sets the display starting position (X coordinates) of the L3 layer on the basis of the origin of the logic frame in pixels. MB86295S <Coral-LP> Specification Manual Rev1.1 H L3OA0 RW Don’t care H L3DA0 RW Don’t care H L3OA1 RW Don’ ...

Page 198

... Bit number Bit field name Reserved R/W R0 Initial value 0 This register controls the vertical direction display size ( height) of the L3 layer window. Setting value + 1 is the height. MB86295S<Coral-LP> Specification Manual Rev1 L3DY Don’t care H 12 ...

Page 199

... Displays frame 1 10 Switches frame 0 and 1 alternately for display 11 Reserved Bit 31 L4C (L4 layer Color mode) Sets the color mode for L4 layer 0 Indirect color (8 bits/pixel) mode 1 Direct color (16 bits/pixel) mode MB86295S <Coral-LP> Specification Manual Rev1.1 H L4W Reserved RW R0 Don’t care 0 191 L4H RW ...

Page 200

... Shows the value added to the index when subtracting palette of L4 layer. 16 times of setting value is added. Bit 31 and 30 L4EC (L4 layer Extended Color mode) Sets extended color mode for L4 layer 00 Mode determined by L4C 01 Direct color (24 bits/pixel) mode 1x Reserved MB86295S<Coral-LP> Specification Manual Rev1.1 H L4PB Reserved 192 ...

Related keywords