EP910ILI-12 Internal Timing Parameters - Altera Corporation

no-image

EP910ILI-12

Manufacturer Part Number
EP910ILI-12
Description
Manufacturer
Altera Corporation
Datasheet

Specifications of EP910ILI-12

Dc
0201
Table 13. EP610 Internal Timing Parameters
Symbol
Parameter
t
Input pad and buffer delay
IN
t
I/O input pad and buffer delay
IO
t
Logic array delay
LAD
t
Output buffer and pad delay
OD
t
Output buffer enable delay
ZX
t
Output buffer disable delay
XZ
t
Register setup time
SU
t
Register hold time
H
t
Array clock delay
IC
t
Global clock delay
ICS
t
Feedback delay
FD
t
Register clear time
CLR
Notes to tables:
(1)
These values are specified in
(2)
See
Application Note 78 (Understanding MAX 5000 & Classic Timing)
timing parameters.
(3)
The non-Turbo adder must be added to this parameter when the Turbo Bit option is off.
(4)
Sample-tested only for an output change of 500 mV.
(5)
The f
values represent the highest frequency for pipelined data.
MAX
(6)
Measured with a device programmed as a 16-bit counter.
(7)
Sample-tested only. This parameter is a guideline based on extensive device characterization. This parameter
applies for both global and array clocking.
Altera Corporation
Conditions
C1 = 35 pF
C1 = 35 pF
C1 = 5 pF
Table 3 on page
758.
Classic EPLD Family Data Sheet
EP610I-10
EP610I-12
EP610I-15
Min
Max
Min
Max
Min
1.5
4.0
0.0
0.0
5.5
6.0
3.0
2.0
8.0
5.0
6.0
5.0
3.5
5.0
5.0
3.5
4.0
7.0
7.5
8.0
2.0
2.0
1.0
1.0
8.5
9.0
in this data book for more information on Classic
Unit
Max
4.0
ns
0.0
ns
9.0
ns
2.0
ns
6.0
ns
6.0
ns
ns
ns
10.0
ns
2.0
ns
1.0
ns
12.0
ns
765

Related parts for EP910ILI-12