AD1994ACPZRL Analog Devices Inc, AD1994ACPZRL Datasheet
AD1994ACPZRL
Specifications of AD1994ACPZRL
Related parts for AD1994ACPZRL
AD1994ACPZRL Summary of contents
Page 1
FEATURES Integrated stereo modulator and power stage <0.005% THD + N 105 dB dynamic range (A-weighted) 2 × output power (6 Ω, 10% THD + N) 1 × output power (3 Ω, 10% THD + N) ...
Page 2
AD1994 TABLE OF CONTENTS Features .............................................................................................. 1 Applications....................................................................................... 1 General Description ......................................................................... 1 Functional Block Diagram .............................................................. 1 Revision History ............................................................................... 2 Specifications..................................................................................... 3 Absolute Maximum Ratings............................................................ 5 ESD Caution.................................................................................. 5 Pin Configuration and Function Descriptions............................. 6 Typical Performance Characteristics ...
Page 3
SPECIFICATIONS Test conditions, unless otherwise specified. Table 1. Parameter SUPPLY VOLTAGES AMBIENT TEMPERATURE LOAD IMPEDANCE CLOCK FREQUENCY PGA GAIN MEASUREMENT BANDWIDTH Table 2. Parameter R DS-ON Per High-Side Transistor Per Low-Side Transistor MAXIMUM CURRENT ...
Page 4
AD1994 Table 5. Power Supplies Parameter ANALOG SUPPLY DIGITAL SUPPLY POWER TRANSISTOR SUPPLY RESET/POWER-DOWN CURRENT QUIESCENT CURRENT OPERATING CURRENT ...
Page 5
ABSOLUTE MAXIMUM RATINGS Table 8. Parameter AVDD, DVDD to AGND, DGND 1 PVDDx to PGNDx AGND to DGND to PGNDx AVDD, to DVDD Operating Temperature Range Storage Temperature Range Maximum Junction Temperature Thermal Resistance θ JA θ (at the Exposed ...
Page 6
AD1994 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS CONNECT Table 9. Pin Function Descriptions Pin No. Mnemonic In/Out PGND1 OUTL PVDD1 11, 12, 13 OUTL− O 14, 15, ...
Page 7
Pin No. Mnemonic In/Out 50 NFR NFR− AINR REF_FILT O 56 AGND 57 AVDD 58 MOD_FILT AINL NFL− NFL+ I ...
Page 8
AD1994 TYPICAL PERFORMANCE CHARACTERISTICS 0 –20 –40 –60 –80 –100 –120 –140 –160 FREQUENCY (kHz) Figure Output Power into 4 Ω Load 0 –20 –40 –60 –80 –100 –120 –140 ...
Page 9
FREQUENCY (Hz) Figure 10. IMD for 19 kHz/20 kHz Twin-Tone Stimulus with 1 W Total Output Power 40 PGA GAIN = 18dB 35 PGA GAIN = 12dB 30 25 ...
Page 10
AD1994 100 10 1 0.1 THD + N 0.01 THD 0.001 0.1 1 OUTPUT POWER (W) Figure 16. THD and THD + N vs. Output Power, 1 kHz Sine, 4 Ω Load, PVDD = 12 V 100 10 1 0.1 ...
Page 11
THD + N 0.01 THD 0.001 0.1 1 OUTPUT POWER (W) Figure 22. THD and THD + N vs. Output Power, 1 kHz Sine, 4 Ω Load, PVDD = 18 V 100 10 1 0.1 THD ...
Page 12
AD1994 THD = 10 PVDD VOLTAGE (V) Figure 28. Maximum Power vs. PVDD, Stereo Mode, 4 Ω Load THD ...
Page 13
LOAD x4Ω LOAD 0.1 1 OUTPUT POWER PER CHANNEL (W) Figure 34. Power Efficiency vs. Output Power, Stereo Mode, PVDD = 12 V 4.0 3.5 2 ...
Page 14
AD1994 100 90 2 x8Ω LOAD 0.1 1 OUTPUT POWER PER CHANNEL (W) Figure 40. Power Efficiency vs. Output Power, Stereo Mode, PVDD = ...
Page 15
THEORY OF OPERATION OVERVIEW The AD1994 is a 2-channel, high performance, switching, audio power amplifier. Each of the two Σ-Δ modulators converts a single-ended analog input into a 2-level pulse stream that controls the differential, full H-bridge, power output stage. ...
Page 16
AD1994 Power-Up Sequencing Careful power-up is necessary when using the AD1994 to ensure correct operation and to avoid possible latch-up issues. The AD1994 should be powered up with RESET held low until all the power supplies have stabilized. Once the ...
Page 17
Setting the Modulator Gain The AD1994 modulator uses a combination of the input signal and feedback from the power output stage to calculate its two- state output pattern. The feedback input nodes are part of the internal analog circuit that ...
Page 18
AD1994 Output Transistor Nonoverlap Time The AD1994 allows the user to select from one of eight different nonoverlap times, as shown in Figure 46. Nonoverlap time prevents or minimizes the period during which both the high- side and low-side devices ...
Page 19
Clocking Multiple Amplifiers in Parallel If there are multiple AD199x family amplifiers connected to the same PV supply, use the same clock source (or synchronous DD derivatives) for each amplifier as previously described. Avoid clocking amplifiers from similar but asynchronous ...
Page 20
AD1994 APPLICATION CIRCUITS + 6.8µF + 4.7µF DIGITAL INPUTS THERMAL SHUTDOWN THERMAL WARNING OVERCURRENT 0.1µF 47µF 1000µ 0.1µF 47µF 10µF + AINL OUTL+ NFL+ 10µF + AINL NFL– MOD_FILT ...
Page 21
... MAX 0.85 0.80 SEATING PLANE ORDERING GUIDE Model Temperature Range 1 AD1994ACPZ −40°C to +85°C 1 AD1994ACPZRL −40°C to +85°C 1 AD1994ACPZRL7 −40°C to +85°C EVAL-AD1994EB Pb-free part. 9.00 BSC SQ 0.60 MAX 49 48 8.75 TOP BSC SQ VIEW 0.45 0.40 ...
Page 22
AD1994 NOTES Rev Page ...
Page 23
NOTES Rev Page AD1994 ...
Page 24
AD1994 NOTES ©2006 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05775-0-2/06(0) Rev Page ...