W78E54P-24 Winbond, W78E54P-24 Datasheet
W78E54P-24
Available stocks
Related parts for W78E54P-24
W78E54P-24 Summary of contents
Page 1
... PLCC/QFP package) Three 16-bit timer/counters One full duplex serial port Boolean processor Eight-source, two-level interrupt capability Built-in power management Code protection mechanism Packages: DIP 40: W78E54-16/24/40 PLCC 44: W78E54P-16/24/40 QFP 44: W78E54F-16/24/40 TQFP 44: W78E54M-16/24/40 8-BIT MICROCONTROLLER Publication Release Date: November 1997 - 1 - W78E54 Revision A2 ...
Page 2
... PIN CONFIGURATIONS 40-Pin DIP (W78E54) 44-Pin PLCC (W78E54P P1.5 8 P1.6 9 P1.7 10 RST 11 RXD, P3.0 12 INT2, P4.3 13 TXD, P3.1 14 INT0, P3.2 15 INT1, P3.3 16 T0, P3.4 17 T1, P3.5 ...
Page 3
PIN DESCRIPTION The W78E54 has two operating modes, normal and flash. In normal mode, the W78E54 corresponds to the W78C54. In flash mode, the user (the maker of the flash EEPROM writer) can access the flash EEPROM. P0.7 P0.0 Port ...
Page 4
Flash No function in this mode. EA/V PP MODE Normal EA , External Access, Input, active low. This pin forces the processor to execute a program from the external ROM. When the internal flash EEPROM is accessed as in the ...
Page 5
Normal Crystal 1. This is the crystal oscillator input. This pin may be driven by an external clock. Flash Connect XTAL2 MODE Normal Crystal 2. This is the crystal oscillator output the inversion of ...
Page 6
P1.0 ~ Port Port 1 1 P1.7 Latch INT2 Interrupt INT3 Timer 2 Timer PSW 0 Timer 1 UART P3.0 Port Port P3.7 Latch Instruction Decoder Sequencer Bus & Clock Controller Port 4 P4.0 Latch Port ~ ...
Page 7
FUNCTIONAL DESCRIPTION The W78E54 architecture consists of a core controller surrounded by various registers, five general purpose I/O ports, 256 bytes of RAM, three timer/counters, and a serial port. The processor supports 111 different opcodes and references both a 64K ...
Page 8
When the PD bit of the PCON register is set, the processor enters the power-down mode. In this mode all of the clocks are stopped, including the oscillator. The only way to exit power-down mode reset. - ...
Page 9
... SFR registers except SBUF to 00H. SBUF is not reset. Option Setting Users write programs into the W78E54 by using the Winbond proprietary writer. The writer programs the data into an internal 16 KB region and reads the data back for verification. After confirming that the program is correct, the user can lock the data so that they can no longer be read ...
Page 10
PX3: External interrupt 3 priority high if set EX3: External interrupt 3 enable if set IE3: If IT3 = 1, IE3 is set/cleared automatically by hardware when interrupt is detected/serviced IT3: External interrupt 3 is falling-edge/low-level triggered when this bit ...
Page 11
AUXR SFR, which is located at 08Eh. When ALE is turned off, it will be reactivated when the program accesses external ROM/RAM data or jumps to execute an external ROM code. The ALE signal will turn off again after it ...
Page 12
Program Operation This operation is used to program data to the flash EEPROM and the option bits. Programming is initiated when V reaches Program Verify Operation All data must be checked after programming. This operation should be ...
Page 13
DC CHARACTERISTICS ( 10 Fosc = 20 MHz, unless otherwise specified PARAMETER Operating Voltage Operating Current Idle Current Power Down Current Input Current P1, P2, P3, P4 Input Current RST ...
Page 14
DC Characteristics, continued PARAMETER Output Low Voltage P0, ALE, PSEN [*3] Sink Current P1, P2, P3, P4 Sink Current P0, ALE, PSEN Output High Voltage P1, P2, P3, P4 Output High Voltage P0, ALE, PSEN [*3] Source Current P1, P2, ...
Page 15
PARAMETER Operating Speed Clock Period Clock High Clock Low Notes: 1. The clock may be stopped indefinitely in either state. 2. The T specification is used as a reference in other specifications There are no duty cycle requirements ...
Page 16
Data Write Cycle PARAMETER ALE Low to WR Low Data Valid to WR Low Data Hold from WR High WR Pulse Width Note: " " (due to buffer driving delay and wire loading nS. Port Access Cycle PARAMETER ...
Page 17
TIMING WAVEFORMS Program Fetch Cycle S1 XTAL1 ALE PSEN PORT 2 T AAH PORT 0 Code Data Read Cycle S4 S5 XTAL1 ALE PSEN PORT 2 A0-A7 PORT ALW T APL ...
Page 18
Timing Waveforms, continued Data Write Cycle S4 XTAL1 ALE PSEN PORT 2 PORT 0 A0-A7 WR Port Access Cycle XTAL1 ALE T PDS PORT INPUT SAMPLE A8-A15 DATA OUT T DAD T T DWR ...
Page 19
Timing Waveforms, continued Program Operation V IH P2, P1 (A15... A0 P3 (CE P3.3 IH (OECTRL P3 (OE (A7... A0 ...
Page 20
TYPICAL APPLICATION CIRCUITS Expanded External Program Memory and Crystal CRYSTAL 8 CRYSTAL 16 MHz ...
Page 21
Typical Application Circuits, continued Expanded External Data Memory and Oscillator OSCILLATOR 8 PACKAGE DIMENSIONS 40-pin DIP D ...
Page 22
Package Dimensions, continued 44-pin PLCC Seating Plane 44-pin QFP See Detail F Seating ...
Page 23
... Dimension b does not include dambar protrusion/intrusion. 3. Controlling dimension: Millimeter 4. General appearance spec. should be based on final visual inspection spec. Winbond Electronics North America Corp. Winbond Memory Lab. Winbond Microelectronics Corp. Winbond Systems Lab. 2727 N. First Street, San Jose, CA 95134, U.S.A. TEL: 408-9436666 ...