KM681002AJ-15 Samsung, KM681002AJ-15 Datasheet
KM681002AJ-15
Available stocks
Related parts for KM681002AJ-15
KM681002AJ-15 Summary of contents
Page 1
... The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters. ...
Page 2
... TTL Compatible Inputs and Outputs • I/O Compatible with 3.3V Device • Fully Static Operation - No Clock or Refresh required • Three State Outputs • Center Power/Ground Pin Configuration • Standard Pin Configuration KM681002AJ : 32-SOJ-400 KM681002AT: 32-TSOP2-400F FUNCTIONAL BLOCK DIAGRAM Clk Gen. Pre-Charge Circuit A 0 ...
Page 3
KM681002A, KM681002AI ABSOLUTE MAXIMUM RATINGS* Parameter Voltage on Any Pin Relative Voltage on V Supply Relative Power Dissipation Storage Temperature Operating Temperature Commercial Industrial * Stresses greater than those listed under "Absolute Maximum ...
Page 4
KM681002A, KM681002AI AC CHARACTERISTICS ( TEST CONDITIONS Parameter Input Pulse Levels Input Rise and Fall Times Input and Output timing Reference Levels Output Loads NOTE : The above test conditions are also applied at ...
Page 5
KM681002A, KM681002AI WRITE CYCLE Parameter Write Cycle Time Chip Select to End of Write Address Set-up Time Address Valid to End of Write Write Pulse Width(OE High) Write Pulse Width(OE Low) Write Recovery Time Write to Output High-Z Data to ...
Page 6
KM681002A, KM681002AI NOTES(READ CYCLE high for read cycle. 2. All read cycle timing is referenced from the last valid address to the first transition address and t are defined as the time at which the ...
Page 7
KM681002A, KM681002AI TIMING WAVEFORM OF WRITE CYCLE(3) Address CS WE High-Z Data in High-Z Data out NOTES(WRITE CYCLE) 1. All write cycle timing is referenced from the last valid address to the first transition address write occurs during ...
Page 8
KM681002A, KM681002AI PACKAGE DIMENSIONS 32-SOJ-400 #32 11.18 0.12 0.440 0.005 #1 +0.10 0.43 -0.05 0. +0.004 0.017 0.0375 -0.002 32-TSOP2-400F #32 #1 21.35 MAX 0.841 20.95 0.825 0.004 0.95 0. 0.10 0.037 0.016 0.004 #17 #16 ...
Page 9
KM681002A, KM681002AI PACKAGE DIMENSIONS CMOS SRAM - 9 - PRELIMINARY Rev 4.0 Ferruary 1998 ...