IDT72265L20PF Integrated Device Technology, Inc., IDT72265L20PF Datasheet
IDT72265L20PF
Related parts for IDT72265L20PF
IDT72265L20PF Summary of contents
Page 1
... WRITE POINTER MRS PRS FS SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc. MILITARY AND COMMERCIAL TEMPERATURE RANGES 1997 Integrated Device Technology, Inc For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391. CMOS SUPERSYNC FIFO ...
Page 2
IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 automatically on the outputs, no read operation required. The state of the FWFT/SI pin during Master Reset determines the mode in use. The IDT72255/72265 FIFOs have five flag functions, OR (Empty Flag ...
Page 3
IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 gramming offset registers may not be convenient. The Retransmit function allows the read pointer to be reset to the first location in the RAM array synchronized to RT RCLK when ...
Page 4
IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 PIN DESCRIPTION Symbol Name D –D Data Inputs 0 17 MRS Master Reset PRS Partial Reset RT Retransmit FWFT/SI First Word Fall Through/Serial In WCLK Write Clock WEN Write Enable RCLK Read ...
Page 5
IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 ABSOLUTE MAXIMUM RATINGS Symbol Rating Commercial V Terminal Voltage –0.5 to +7.0 –0.5 to +7.0 TERM with respect to GND T Operating 0 to +70 A Temperature T Temperature Under –55 to ...
Page 6
IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 ELECTRICAL CHARACTERISTICS (Commercial 10 +70 C; Military Symbol Parameter f Clock Cycle Frequency S t Data Access Time A t ...
Page 7
IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 SIGNAL DESCRIPTIONS: INPUTS: DATA Data inputs for 18-bit wide data. CONTROLS: MRS MRS MASTER RESET ( ) A Master Reset is accomplished whenever the Master ...
Page 8
IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 When goes LOW, Retransmit Setup is complete; at the same time, the contents of the first location are automatically displayed on the outputs. Since FWFT Mode is selected, the first word ...
Page 9
IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 SEN SEN SERIAL ENABLE ( ) SEN Serial Enable enable used only for serial programming of the offset registers. The serial programming method must be selected during ...
Page 10
IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 two pointers operate independently; however, a read and a write should not be performed simultaneously to the offset registers. A Master Reset initializes both pointers to the Empty Offset (LSB) register. A ...
Page 11
IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 OUTPUTS FULL FLAG ( / ) This is a dual purpose pin. In IDT Standard Mode, the Full Flag (FF) function is selected. When the FIFO is full ...
Page 12
IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 PROGRAMMABLE ALMOST-FULL FLAG ( The Programmable Almost-Full Flag ( when the FIFO reaches the Almost-Full condition as specified by the offset m stored in the Full Offset register. At the time of ...
Page 13
IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 PROGRAMMABLE ALMOST-EMPTY FLAG ( The Programmable Almost-Empty Flag ( when the FIFO reaches the Almost-Empty condition as speci- fied by the offset n stored in the Empty Offset register. At the time ...
Page 14
IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 MRS REN WEN t FWFT FWFT/SI LD (1) RT SEN PAE PAF MILITARY AND COMMERCIAL TEMPERATURE RANGES t RS ...
Page 15
IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 PRS REN WEN RT SEN PAE PAF MILITARY AND COMMERCIAL TEMPERATURE RANGES RSS t t ...
Page 16
IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 CLK t CLKH 1 WCLK WEN FF (1) t SKEW1 RCLK REN NOTES the minimum time between a rising RCLK edge and a ...
Page 17
IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 RCLK t t ENS ENH REN WCLK WEN NOTES contributes a variable delay to the overall first word ...
Page 18
IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 WCLK first valid write t ENS WEN (1) t FWL1 RCLK EF REN NOTES max. ...
Page 19
IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 WRITE WCLK 1 (1) t SKEW1 WEN RCLK t ENH t ENS REN OE LOW DATA IN OUTPUT ...
Page 20
IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 WCLK t DS DATA WRITE ENH ENS WEN (1) t FWL1 RCLK EF REN OE LOW DATA IN OUTPUT REGISTER ...
Page 21
IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 WCLK t ENS SEN t LDS BIT 0 Figure 11. Serial Loading of Programmable Flag Registers (IDT Standard and FWFT modes) NOTE: 1. For the 72255 ...
Page 22
IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 RCLK LD REN DATA IN OUTPUT REGISTER Q0 - Q17 Figure 13. Parallel Read of Programmable Flag Registers (IDT Standard and FWFT modes) NOTE =LOW t t CLKL CLKH WCLK ...
Page 23
IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 CLKL CLKH WCLK t t ENS ENH WEN PAF D - (m+1) Words in FIFO Memory RCLK REN NOTES: PAF 1. offset = 8,192 for IDT 72255, ...
Page 24
IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 WCLK ENS ENH RTS WEN RCLK t t ENS ENH t RTS REN ...
Page 25
IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 MILITARY AND COMMERCIAL TEMPERATURE RANGES 25 ...
Page 26
IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 MILITARY AND COMMERCIAL TEMPERATURE RANGES 26 ...
Page 27
IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 WCLK ENS ENH RTS WEN RCLK t t ENS t ENH RTS REN ...
Page 28
IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 OPERATING CONFIGURATIONS SINGLE DEVICE CONFIGURATION A single IDT72255/72265 may be used when the applica- WRITE CLOCK (WCLK) WRITE ENABLE ( DATA IN (D SERIAL ENABLE( FIRST WORD FALL THROUGH/SERIAL INPUT FULL FLAG/INPUT ...
Page 29
IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 PRS PARTIAL RESET ( ) MRS MASTER RESET ( ) FIRST WORD FALL THROUGH/ SERIAL INPUT (FWFT/SI) RT RETRANSMIT ( ) DATA IN (Dn) 36 WRITE CLOCK (WCLK) WRITE ENABLE ( FULL ...
Page 30
IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 where T is the RCLK period and T RCLK the WCLK period, whichever is shorter. The maximum amount of time it takes for a word to pass from the inputs of the ...