IDT723642L20PF Integrated Device Technology, Inc., IDT723642L20PF Datasheet
IDT723642L20PF
Related parts for IDT723642L20PF
IDT723642L20PF Summary of contents
Page 1
... ORA AEA 36 MBF2 SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc. COMMERCIAL TEMPERATURE RANGE 1996 Integrated Device Technology, Inc. For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391. CMOS SyncBiFIFO 256 512 1024 • ...
Page 2
IDT723622/723632/723642 CMOS SyncBiFIFO 256 512 1024 DESCRIPTION (CONTINUED) Full and almost Empty) to indicate when a selected number of words is stored in memory. Communication between each port ...
Page 3
IDT723622/723632/723642 CMOS SyncBiFIFO 256 512 1024 PIN CONFIGURATION ...
Page 4
IDT723622/723632/723642 CMOS SyncBiFIFO 256 512 1024 PIN DESCRIPTIONS Symbol Name I/O A0-A35 Port-A Data I/0 AEA Port-A Almost O -Empty Flag (Port A) AEB Port-B Almost O -Empty ...
Page 5
IDT723622/723632/723642 CMOS SyncBiFIFO 256 512 1024 PIN DESCRIPTIONS (CONT.) Symbol Name I/O MBB Port-B Mailbox I Select MBF1 Mail1 Register O Flag MBF2 Mail2 Register O Flag ORA ...
Page 6
IDT723622/723632/723642 CMOS SyncBiFIFO 256 512 1024 ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (UN- LESS OTHERWISE NOTED) Symbol V Supply Voltage Range CC (2) V Input Voltage ...
Page 7
IDT723622/723632/723642 CMOS SyncBiFIFO 256 512 1024 ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING FREE-AIR TEMPERA- TURE RANGE (UNLESS OTHERWISE NOTED) Parameter Test Conditions 4.5V ...
Page 8
IDT723622/723632/723642 CMOS SyncBiFIFO 256 512 1024 TIMING REQUIREMENTS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPER- ATING FREE-AIR TEMPERATURE Symbol Parameter f Clock Frequency, CLKA or CLKB S ...
Page 9
IDT723622/723632/723642 CMOS SyncBiFIFO 256 512 1024 SWITCHING CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE, C Symbol Parameter t Access Time, CLKA to A0-A35 and ...
Page 10
IDT723622/723632/723642 CMOS SyncBiFIFO 256 512 1024 SIGNAL DESCRIPTION RESET The FIFO memories of the IDT723622/723632/723642 are reset separately by taking their reset ( LOW for at least four ...
Page 11
IDT723622/723632/723642 CMOS SyncBiFIFO 256 512 1024 port-B operation. The port-B control signals are identical to those of port A with the exception that the port-B write/read select ( ...
Page 12
IDT723622/723632/723642 CMOS SyncBiFIFO 256 512 1024 OUTPUT-READY FLAGS (ORA, ORB) The output-ready flag of a FIFO is synchronized to the port clock that reads data from its array. ...
Page 13
IDT723622/723632/723642 CMOS SyncBiFIFO 256 512 1024 input-ready flag synchronizing clock. Therefore, an input- ready flag is LOW if less than two cycles of the input-ready flag synchronizing clock ...
Page 14
IDT723622/723632/723642 CMOS SyncBiFIFO 256 512 1024 CLKA CLKB t RSTS RST1 FS1,FS0 IRA ORB t RSF AEB t RSF AFA t RSF MBF1 Figure 1. FIFO1 Reset Loading ...
Page 15
IDT723622/723632/723642 CMOS SyncBiFIFO 256 512 1024 CLK t t CLKH CLKL CLKA IRA t ENS CSA t ENS ENS MBA t ENS ENA ...
Page 16
IDT723622/723632/723642 CMOS SyncBiFIFO 256 512 1024 CLK t t CLKH CLKL CLKB ORB CSB W /RB MBB ENB t MDV B35 NOTE: 1. ...
Page 17
IDT723622/723632/723642 CMOS SyncBiFIFO 256 512 1024 CLKA CSA LOW HIGH t t ENS ENH MBA t t ENS ENH ENA HIGH ...
Page 18
IDT723622/723632/723642 CMOS SyncBiFIFO 256 512 1024 CLKB CSB LOW W LOW / ENS MBB t ENS ENB HIGH IRB B35 W1 ...
Page 19
IDT723622/723632/723642 CMOS SyncBiFIFO 256 512 1024 CLK t t CLKH CLKL CLKB CSB LOW W HIGH /RB MBB LOW t ENS ENB HIGH ORB B0 -B35 Previous ...
Page 20
IDT723622/723632/723642 CMOS SyncBiFIFO 256 512 1024 CLK t t CLKH CLKL CLKA CSA LOW LOW MBA LOW t ENS ENA HIGH ORA A0 -A35 ...
Page 21
IDT723622/723632/723642 CMOS SyncBiFIFO 256 512 1024 CLKB t t ENH ENS ENB t SKEW2 CLKA AEA X2 Words in FIFO2 ENA NOTES the minimum time ...
Page 22
IDT723622/723632/723642 CMOS SyncBiFIFO 256 512 1024 CLKB t ENS ENB AFB [D-(Y2+1)] Words in FIFO2 CLKA ENA NOTES the minimum time between a rising CLKB ...
Page 23
IDT723622/723632/723642 CMOS SyncBiFIFO 256 512 1024 CLKB CSB W /RB MBB ENB B0 - B35 CLKA MBF2 CSA MBA ENA A35 ...
Page 24
IDT723622/723632/723642 CMOS SyncBiFIFO 256 512 1024 300 f = 1/2 f data 0pF L 250 200 150 100 ...
Page 25
IDT723622/723632/723642 CMOS SyncBiFIFO 256 512 1024 PARAMETER MEASUREMENT INFORMATION From Output Under Test Timing 1.5 V Input Data, 1.5 V Enable Input VOLTAGE WAVEFORMS ...
Page 26
IDT723622/723632/723642 CMOS SyncBiFIFO 256 512 1024 ORDERING INFORMATION IDT XXXXXX X XX Device Type Power Speed X X Package Process/ Temperature Range BLANK Commercial ( +70 ...