K4S51323PF-MF75 Samsung, K4S51323PF-MF75 Datasheet

no-image

K4S51323PF-MF75

Manufacturer Part Number
K4S51323PF-MF75
Description
K4S51323PF-MF754M x 32Bit x 4 Banks Mobile-SDRAM
Manufacturer
Samsung
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
K4S51323PF-MF75
Manufacturer:
KEC
Quantity:
3 122
K4S51323PF-M(E)F
4M x 32Bit x 4 Banks Mobile-SDRAM
FEATURES
• 1.8V power supply.
• LVCMOS compatible with multiplexed address.
• Four banks operation.
• MRS cycle with address key programs.
• EMRS cycle with address key programs.
• All inputs are sampled at the positive going edge of the system
• Burst read single-bit write operation.
• Special Function Support.
• DQM for masking.
• Auto refresh.
• 64ms refresh period (8K cycle).
• Commercial Temperature Operation (-25°C ~ 70°C).
• 2Chips DDP 90Balls FBGA( -MXXX -Pb, -EXXX -Pb Free).
ORDERING INFORMATION
- M(E)F : Low Power, Commercial Temperature(-25°C ~ 70°C)
Notes :
1. In case of 40MHz Frequency, CL1 can be supported.
2. Samsung are not designed or manufactured for use in a device or system that is used under circumstance in which human life is
Address configuration
potentially at stake. Please contact to the memory marketing team in samsung electronics when considering the use of a product
contained herein for any specific purpose, such as medical, aerospace, nuclear, military, vehicular or undersea repeater use.
clock.
-. CAS latency (1, 2 & 3).
-. Burst length (1, 2, 4, 8 & Full page).
-. Burst type (Sequential & Interleave).
-. PASR (Partial Array Self Refresh).
-. Internal TCSR (Temperature Compensated Self Refresh)
-. DS (Driver Strength)
K4S51323PF-M(E)F75
K4S51323PF-M(E)F90
K4S51323PF-M(E)F1L
Organization
Part No.
16Mx32
133MHz(CL=3),83MHz(CL=2)
111MHz(CL=3)
111MHz(CL=3),83MHz(CL=2)
BA0,BA1
Bank
Max Freq.
*1
GENERAL DESCRIPTION
rate Dynamic RAM organized as 4 x 4,196,304 words by 32 bits,
fabricated with SAMSUNG’s high performance CMOS technol-
ogy. Synchronous design allows precise cycle control with the
use of system clock and I/O transactions are possible on every
clock cycle. Range of operating frequencies, programmable
burst lengths and programmable latencies allow the same
device to be useful for a variety of high bandwidth and high per-
formance memory system applications.
,66MHz(CL2)
1
The K4S51323PF is 536,870,912 bits synchronous high data
A0 - A12
Row
Interface
LVCMOS
Mobile-SDRAM
Column Address
A0 - A8
September 2004
90 FBGA Pb
(Pb Free)
Package

Related parts for K4S51323PF-MF75

K4S51323PF-MF75 Summary of contents

Page 1

... Address configuration Organization 16Mx32 GENERAL DESCRIPTION The K4S51323PF is 536,870,912 bits synchronous high data rate Dynamic RAM organized 4,196,304 words by 32 bits, fabricated with SAMSUNG’s high performance CMOS technol- ogy. Synchronous design allows precise cycle control with the use of system clock and I/O transactions are possible on every clock cycle ...

Page 2

... K4S51323PF-M(E)F FUNCTIONAL BLOCK DIAGRAM Bank Select CLK ADD LCKE LRAS LCBR LWE CLK CKE CS Data Input Register Column Decoder Latency & Burst Length Programming Register LCAS LWCBR Timing Register RAS CAS WE DQM 2 Mobile-SDRAM LWE LDQM ...

Page 3

... K4S51323PF-M(E)F Package Dimension and Pin Configuration *1 < Bottom View > E/2 Substrate(2Layer) *2 < Top View > #A1 Ball Origin Indicator DQ26 B DQ28 C V SSQ D V SSQ E V DDQ ...

Page 4

... K4S51323PF-M(E)F ABSOLUTE MAXIMUM RATINGS Parameter Voltage on any pin relative Voltage on V supply relative Storage temperature Power dissipation Short circuit current NOTES: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to recommended operating condition. ...

Page 5

... K4S51323PF-M(E)F DC CHARACTERISTICS Recommended operating conditions (Voltage referenced to V Parameter Symbol Operating Current I CC1 (One Bank Active) CKE ≤ CC2 Precharge Standby Current in power-down mode PS CKE & CLK ≤ CC2 CKE ≥ CC2 Input signals are changed one time during ...

Page 6

... K4S51323PF-M(E)F AC OPERATING TEST CONDITIONS Parameter AC input levels (Vih/Vil) Input timing measurement reference level Input rise and fall time Output timing measurement reference level Output load condition 1.8V 13.9KΩ VOH (DC) = VDDQ - 0.2V, IOH = -0.1mA Output VOL (DC) = 0.2V, IOL = 0.1mA 20pF 10.6KΩ Figure 1. DC Output Load Circuit = 1.7V ∼ ...

Page 7

... K4S51323PF-M(E)F OPERATING AC PARAMETER (AC operating conditions unless otherwise noted) Parameter Row active to row active delay RAS to CAS delay Row precharge time Row active time Row cycle time Last data in to row precharge Last data in to Active delay Last data in to new col. address delay ...

Page 8

... K4S51323PF-M(E)F AC CHARACTERISTICS (AC operating conditions unless otherwise noted) Parameter CAS latency=3 CLK cycle time CAS latency=2 CAS latency=1 CAS latency=3 CLK to valid output delay CAS latency=2 CAS latency=1 CAS latency=3 Output data hold time CAS latency=2 CAS latency=1 CLK high pulse width ...

Page 9

... K4S51323PF-M(E)F SIMPLIFIED TRUTH TABLE COMMAND Register Mode Register Set Auto Refresh Entry Refresh Self Refresh Exit Bank Active & Row Addr. Read & Auto Precharge Disable Column Address Auto Precharge Enable Write & Auto Precharge Disable Column Address Auto Precharge Enable ...

Page 10

... K4S51323PF-M(E)F A. MODE REGISTER FIELD TABLE TO PROGRAM MODES Register Programmed with Normal MRS BA0 ~ BA1 Address A12 ~ A10/AP "0" Setting for RFU Function Normal MRS Normal MRS Mode Test Mode CAS Latency A8 A7 Type Mode Register Set Reserved ...

Page 11

... K4S51323PF-M(E)F Partial Array Self Refresh 1. In order to save power consumption, Mobile SDRAM has PASR option. 2. Mobile SDRAM supports 3 kinds of PASR in self refresh mode : Full Array, 1/2 of Full Array, 1/4 of Full Array BA1=0 BA1=0 BA0=0 BA0=1 BA1=1 BA1=1 BA0=0 BA0=1 - Full Array Internal Temperature Compensated Self Refresh (TCSR) Note : 1 ...

Page 12

... K4S51323PF-M(E)F C. BURST SEQUENCE 1. BURST LENGTH = 4 Initial Address BURST LENGTH = 8 Initial Address ...

Related keywords