KM4132G271AQ-10 Samsung, KM4132G271AQ-10 Datasheet
KM4132G271AQ-10
Available stocks
Related parts for KM4132G271AQ-10
KM4132G271AQ-10 Summary of contents
Page 1
... GENERAL DESCRIPTION The KM4132G271A is 8,388,608 bits synchronous high data rate Dynamic RAM organized 131,072 words by 32 bits, fabricated with SAMSUNG's high performance CMOS technol- ogy. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle ...
Page 2
KM4132G271A PIN CONFIGURATION (TOP VIEW) Forward Type DQ29 SSQ DQ30 83 DQ31 N.C 86 N.C 87 N.C 88 N.C 89 N.C 90 N.C 91 N.C 92 N.C 93 N ...
Page 3
KM4132G271A PIN CONFIGURATION DESCRIPTION PIN NAME CLK System Clock CS Chip Select CKE Clock Enable Address (BA) Bank Select Address 9 RAS Row Address Strobe CAS Column Address Strobe WE Write Enable DQMi Data ...
Page 4
KM4132G271A ABSOLUTE MAXIMUM RATINGS Parameter Voltage on any pin relative to Vss Voltage on V supply relative to Vss DD Storage temperature Power dissipation Short circuit current Note : Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. ...
Page 5
KM4132G271A DC CHARACTERISTICS (Recommended operating condition unless otherwise noted, T Parameter Symbol Operating Current I CC1 (One Bank Active CC2 Precharge Standby Cur- rent in power-down mode I PS CC2 I N CC2 Precharge Standby Current in non ...
Page 6
KM4132G271A AC OPERATING TEST CONDITIONS Parameter AC input levels Input timing measurement reference level Input rise and fall time(See note 3) Output timing measurement reference level Output load condition 3.3V 1200 §Ù Output 30pF 870 §Ù (Fig Output ...
Page 7
KM4132G271A OPERATING AC PARAMETER (AC operating conditions unless otherwise noted) Parameter Row active to row active delay RAS to CAS delay Row precharge time Row active time Row cycle time Last data in to new col. address delay Last data ...
Page 8
KM4132G271A FREQUENCY vs. AC PARAMETER RELATIONSHIP TABLE KM4132G271A-8 CAS Frequency Latency 125MHz (8.0ns) 3 100MHz (10.0ns) 3 83MHz (12.0ns) 2 75MHz (13.4ns) 2 66MHz (15.0ns) 2 50MHz(20ns) 2 KM4132G271A-10 CAS Frequency Latency 100MHz (10.0ns) 3 83MHz (12.0ns) 3 71MHz (14.0ns) ...
Page 9
KM4132G271A SIMPLIFIED TRUTH TABLE COMMAND Register Mode Register Set Special Mode Register Set Refresh Auto Refresh Entry Self Refresh Exit Bank Active Write Per Bit Disable & Row Addr. Write Per Bit Enable Read & Auto Precharge Disable Column Address ...
Page 10
KM4132G271A SIMPLIFIED TRUTH TABLE 3. Auto refresh functions as same as CBR refresh of DRAM. The automatical precharge without Row precharge command is meant by "Auto". Auto/Self refresh can be issued only at both precharge state Bank ...
Page 11
KM4132G271A MODE REGISTER FIELD TABLE TO PROGRAM MODES Register Programmed with MRS Address Function W.B.L TM (Note 1) Test Mode A A Type Mode Register Set Vendor ...
Page 12
KM4132G271A BURST SEQUENCE (BURST LENGTH = 4) Initial address BURST SEQUENCE (BURST LENGTH = 8) Initial address ...
Page 13
KM4132G271A DEVICE OPERATIONS CLOCK (CLK) The clock input is used as the reference for all SGRAM opera- tions. All operations are synchronized to the positive going edge of the clock. The clock transitions must be monotonic between V and V ...
Page 14
KM4132G271A DEVICE OPERATIONS BANK ACTIVATE The bank activate command is used to select a random row in an idle bank. By asserting low on RAS and CS with desired row and bank addresses, a row access is initiated. The read ...
Page 15
KM4132G271A DEVICE OPERATIONS (Continued) Entry to Power Down, Auto refresh, Self refresh and Mode reg- ister Set etc. is possible only when both banks are in idle state. AUTO PRECHARGE The precharge operation can also be performed by using auto ...
Page 16
KM4132G271A DEVICE OPERATIONS (Continued) WRITE PER BIT Write per bit(i.e. I/O mask mode) for SGRAM is a function that selectively masks bits of data being written to the devices. The mask is stored in an internal register and applied to ...
Page 17
KM4132G271A SUMMARY OF 1M Byte SGRAM BASIC FEATURES AND BENEFITS Features 128K SGRAM Interface Bank Page Depth / 1 Row Total Page Depth Burst Length(Read Full Page Full ...
Page 18
KM4132G271A 2. DQM Operation 1) Write Mask (BL=4) CLK WR CMD DQMi Note 1 DQ(CL2 DQ(CL3 DQM to Data-in Mask = 0CLK 3) DQM with Clock Suspended (Full Page Read) CLK CMD ...
Page 19
KM4132G271A 3. CAS Interrupt (I) 1) Read interrupted by Read (BL=4) Note 1 CLK CMD ADD DQ(CL2 DQ(CL3) t CCD Note 2 2) Write interrupted by(Block) Write (BL=2) CLK CMD CCD ...
Page 20
KM4132G271A 4. CAS Interrupt (II) : Read Interrupted by Write & DQM (1) CL=2, BL=4 CLK i) CMD RD DQM DQ ii) CMD RD DQM DQ iii) CMD RD DQM DQ iv) CMD RD DQM DQ (2) CL=3, BL=4 CLK ...
Page 21
KM4132G271A 5. Write Interrupted by Precharge & DQM CLK CMD WR DQM *Note : 1. To inhibit invalid write, DQM should be issued. 2. This precharge command and burst write command should be of the ...
Page 22
KM4132G271A 8. Burst Stop & Precharge Interrupt 1) Write Interrupted by Precharge (BL=4) CLK CMD WR DQM Read Interrupted by Precharge (BL=4) CLK CMD RD DQ(CL2) DQ(CL3) 9. MRS & SMRS 1) Mode Register ...
Page 23
KM4132G271A 10. Clock Suspend Exit & Power Down Exit 1) Clock Suspend (=Active Power Down) Exit CLK CKE Internal Note 1 CLK CMD 11. Auto Refresh & Self Refresh Note 3 1) Auto Refresh CLK Note 4 CMD PRE CKE ...
Page 24
KM4132G271A 12. About Burst Type Control Sequential Counting Basic MODE Interleave Counting Pseudo- Decrement Sequential Counting Pseudo- MODE Pseudo- Binary Counting Random column Access Random MODE CLK CCD 13. About Burst Length Control 1 2 Basic 4 ...
Page 25
KM4132G271A 14. Mask Functions 1) Normal Write I/O masking : By Mask at Write Per Bit Mode, the selected bit planes keep the original data. If bit plane 15, 22, 24, and 31 keep the original ...
Page 26
KM4132G271A (Continued) Pixel and I/O masking : By Mask at Write Per Bit Mode, the selected bit planes keep the original data. By Pixel Data issued through DQ pin, the selected pixels keep the original data. See PIXEL TO DQ ...
Page 27
KM4132G271A Power On Sequence & Auto Refresh CLOCK CKE High level is necessary CS tRP RAS CAS ADDR /AP 8 High DQM High level is necessary Precharge Auto ...
Page 28
KM4132G271A Single Bit Read-Write-Read Cycle(Same Page) @CAS Latency=3, Burst Length CLOCK t CC CKE *Note RCD t SH RAS CAS ADDR Ra ...
Page 29
KM4132G271A *Note : 1. All input can be don't care when CS is high at the CLK high going edge. 2. Bank active & read/write are controlled Active & Read/Write Enable and disable ...
Page 30
KM4132G271A Read & Write Cycle at Same Bank @Burst Length CLOCK CKE CS t RCD RAS CAS ADDR Ra Ca0 DSF DQM CL RAC *Note 3 CL=3 ...
Page 31
KM4132G271A Page Read & Write Cycle at Same Bank @Burst Length CLOCK CKE CS t RCD RAS CAS ADDR Ra Ca0 DSF DQM DQ CL=2 CL=3 Row Active Read ...
Page 32
KM4132G271A Block Write cycle(with Auto Precharge CLOCK CKE CS RAS CAS *Note 4 Ra CAa ADDR A 9 RAa DSF DQM *Note 1 Pixel DQ Mask Row Active with Masked Write-per-Bit Block ...
Page 33
KM4132G271A SMRS and Block/Normal Write @ Burst Length CLOCK CKE CS RAS CAS A RAa 0-2 A RAa 3,4,7 A RAa 5 A RAa 6 A RAa DSF DQM I/O DQ ...
Page 34
KM4132G271A Page Read Cycle at Different Bank @Burst Length CLOCK CKE *Note 1 CS RAS CAS RAa ADDR CAa RAa 8 WE DSF DQM DQ CL=2 CL=3 Row Active Row Active (A-Bank) ...
Page 35
KM4132G271A Page Write Cycle at Different Bank @Burst Length CLOCK CKE CS RAS CAS RAa Key CAa ADDR A 9 RAa DSF DQM DQ Mask DAa0 DAa1 DAa2 Load Mask Row Active ...
Page 36
KM4132G271A Read & Write Cycle at Different Bank @Burst Length CLOCK CKE CS RAS CAS ADDR RAa CAa RAa 8 WE DSF DQM DQ CL=2 CL=3 Row Active Read (A-Bank) (A-Bank) t ...
Page 37
KM4132G271A Read & Write Cycle with Auto Precharge @Burst Length CLOCK CKE CS RAS CAS ADDR DSF DQM DQ CL=2 CL=3 Row Active Auto Precharge (A-Bank) ...
Page 38
KM4132G271A Read Interrupted by Precharge Command & Read Burst Stop Cycle (@Full page Only CLOCK CKE CS RAS CAS RAa CAa ADDR A 9 *Note 1 A RAa 8 WE DSF DQM DQ CL=2 CL=3 ...
Page 39
KM4132G271A Write Interrupted by Precharge Command & Write Burst Stop Cycle (@ Full page Only CLOCK CKE CS RAS CAS ADDR RAa CAa A 9 *Note 1 RAa DSF DQM DQ DAa0 ...
Page 40
KM4132G271A Burst Read Single bit Write Cycle @Burst Length=2, BRSW CLOCK *Note 1 CKE CS RAS CAS ADDR RAa CAa RAa 8 WE DSF DQM DQ CL=2 DAa0 CL=3 DAa0 Row Active ...
Page 41
KM4132G271A Clock suspension & DQM operation cycle @CAS Latency=2, Burst Length CLOCK CKE CS RAS CAS ADDR DSF DQM DQ Row Active Read *Note : 1. DQM ...
Page 42
KM4132G271A Active/Precharge Power Down Mode @CAS Lantency=2, Burst Length ¡ó CLOCK ¡ó *Note 1 CKE *Note 3 ¡ó CS ¡ó ¡ó RAS ¡ó ¡ó CAS ¡ó ¡ó ADDR ¡ó ¡ó ¡ó ...
Page 43
KM4132G271A Self Refresh Entry & Exit Cycle CLOCK *Note 2 *Note 1 CKE RAS *Note 7 CAS ADDR DSF DQM DQ Hi-Z Self Refresh Entry *Note : ...
Page 44
KM4132G271A Mode Register Set Cycle CLOCK HIGH CKE CS *Note 2 RAS *Note 1 CAS *Note 3 ADDR Key Ra WE DSF DQM DQ Hi-Z MRS New Command * Both banks precharge should be completed ...
Page 45
KM4132G271A FUNCTION TRUTH TABLE(TABLE 1) Current CS RAS CAS State IDLE ...
Page 46
KM4132G271A FUNCTION TRUTH TABLE(TABLE 1, Continued) Current CS RAS CAS State Write Read with L H Auto L H Precharge ...
Page 47
KM4132G271A FUNCTION TRUTH TABLE (TABLE 1, Continued) ABBREVIATIONS : RA = Row Address NOP = No Operation Command *Note : 1. All entries assume that CKE was active(High) during the preceding clock cycle and the current ...
Page 48
KM4132G271A PACKAGE DIMENSIONS 17.20 14.00 #100 #1 0.825 ¡¾ 0.20 ¡¾ 0.10 ¡¾ 23.20 0.20 ¡¾ 20.00 0.10 ¡¾ 0.30 0.65 0.08 0.13 MAX ¡¾ 1.00 0.10 1.40 MAX 0.10 MAX 0.05 MIN ¡¾ 0.80 0.20 CMOS SGRAM Dimensions in ...