W91030 Winbond, W91030 Datasheet
W91030
Available stocks
Related parts for W91030
W91030 Summary of contents
Page 1
... Winbond. Winbond provides this document for reference purposes of W-based system design only. Winbond assumes no responsibility for errors or omissions. All data and specifications are subject to change without notice. Preliminary W91030B CALLING LINE IDENTIFIER Publication Release Date: March 2000 ...
Page 2
... Bellcore and British Telecom (BT) specifications. There are two types of Caller Identifications, the first type is on-hook calling with caller ID message and the second type is call on waiting. The W91030B device provides all the features and functions of the Caller Identification specification for both these types, including FSK demodulation, Tone Alert Signal detection and ring detection ...
Page 3
... RNGON 9 16 MODE OSCI 10 15 OSCO DESCRIPTION DD , the time interval is the RC time constant Preliminary W91030B V DD ALGRC ALGR ALGO INTN FCDN FDRN DATA DCLK FSKE SLEEP/RESET TEST2 /2 is used to bias the input of the gain . SS and and a capacitor connected ...
Page 4
... Dual tone Alert signal Guard time RC (CMOS output and internal voltage comparator input). An external resistor must be connected between this pin and ALGR and an external capacitor between this pin and V implement guard time detection Power supply input. DD Preliminary W91030B DESCRIPTION for normal operation ...
Page 5
... The ring signal is detected by the W91030B device and then an interrupt sent to the microcontroller. The ring detected signal will also be directed to the ringer circuit. The data can be decoded by the microcontroller and displayed on the LCD display ...
Page 6
... FUNCTIONAL DESCRIPTION Figure 6 is shown functional blocks of W91030B. The device must operate with a 3.579545 MHz system clock and consists four major functions and decribed as follows: Ring Detector The application circuit in Figure 7-1 illustrates the relationship between the RNGDI, RNGRC and RNGON signals. The three pin combination is used to detect an increase of the RNGDI voltage from ground to a level above the Schmitt trigger high going threshold voltage ...
Page 7
... The dual tone alert signal is separated into high and low tones and detected by a high/low tone detector. The dual tone alert signal detection circuit is always enabled when the W91030B/BS is not in sleep state. The ALGR is the output of the dual tone detector and when high indicates that the high tone and low tone alert signals have been detected ...
Page 8
... Figure 7-4. Guard Time Circuit of Dual Tone Alert Signal Detection Tip/Ring ALGR ALGRC ALGO Discharge Switch Charge ON Switch Figure 7-5. Guard Time Waveform of ALGR, ALGRC and ALGO pins Preliminary W91030B (the ALGRC pin charges from V SS W91030B Discharge Capacitor Charge/Discharge Control Circuit + - V CPth ...
Page 9
... The 3-wire interface, DCLK, DATA and FDRN pins, form the data interface of the FSK demodulation. The DCLK pin is the data clock which is either generated by the W91030B external device. The DATA pin is the serial data pin that outputs data to external devices. The FDRN pin is the data ready signal, also an output from the W91030B to external devices ...
Page 10
... Figure 7-7. Serial Data Interface Timing of FSK Demodulation in Mode 0 Mode 1 (MODE = high): The W91030B processes the FSK signal and sets the FDRN pin low to denote the 8-bit boundary and to indicate to the microcontroller that new data has been transmitted. FDRN will return high on the first rising edge of DCLK ...
Page 11
... Sleep Mode The W91030B can go into a sleep mode by setting SLEEP high, resulting in reduced power consumption. In this mode, the gain control op-amp, oscillator and all internal circuits, except the ring detector are disabled. The RNGDI, RNGRC and RNGON pins are not affected, so the device can still react to call arrival indicators and activate an interrupt to wake up the microcontroller ...
Page 12
... Crystal Oscillator The operation frequency of the W91030B is 3.579545 MHz. Crystal oscillators, ceramic resonators or other clock sources can be used. A crystal oscillator or ceramic resonator can be directly connected to the OSCI and OSCO pins without the need for external components. If other clock sources are used, the OSCI pin should be driven by a clock source and the OSCO pin used to drive other external clocked devices, or left open ...
Page 13
... SYM. MIN. 3.0 I DDQ DD1 FSKE = High DD2 FSKE = Low DD1 FSKE = High DD2 FSKE = Low - 13 - Preliminary W91030B RATING UNITS - -65 to 150 RATING UNIT 3.0 to 5.5 V 3.579545 MHz -0 MAX. UNITS TYP NOTES 5 2.6 3.7 mA 1.6 2 ...
Page 14
... SLEEP, DCLK MODE, FSKE RNGRC ALGRC INTN VREF V 0.5 V Ref -4% VREF R Ref ALGRC V 0.5 V CPth - Preliminary W91030B MAX. UNITS TEST/ TYP NOTES Note Note ...
Page 15
... TYP PSRR SYM. MIN 1.1 3.5 -37 -45 7 Accept SNR 20 TONE - 15 - Preliminary W91030B MAX. UNITS TEST CONDITIONS KHz 0.1 Vpp ripple 100 pF K TYP. MAX. UNITS NOTES 2130 Hz 2750 0.22 dBm ...
Page 16
... FSK CONDITION MIN. t SLEEP WAKE t OSCO SLP SYMBOL CONDITION MIN. ALGR SYMBOL CONDITION MIN. TYP. FSKE (high) t FSKE Preliminary W91030B TYP. MAX. UNITS NOTES Hz 1200 1212 2200 2222 1300 1319.5 +/-1.5% 2100 2131.5 +/-1.5% -5.78 dBm -43 -45 dBm 1200 1212 baud dB TYP ...
Page 17
... CH t 415 CL t DCLK, FDRN 415 CRD SYMBOL CONDITION MIN. f DCLK1 DCLK DCLK, 500 DDS t FDRN 500 DDH - 17 - Preliminary W91030B MAX. UNITS NOTES MAX. UNITS NOTES TYP. 200 nS 200 nS 416 417 S 1200 1212 bpS 200 nS 200 ...
Page 18
... FSK signal is present before t FSKE CDD DCD 0 Figure 8-4. Data and DCLK Mode 0 Ouput Timing - 18 - Preliminary W91030B t SLP Alerting Signal Analog FSK Signal has FSKE ...
Page 19
... FDRN * Mark bit or redundant stop bit(s), will be omitted. Figure 8-6. Serial Data Interface Timing of FSK Demodulation in Mode 0 DCLK Figure 8-7. DCLK Mode 1 Input Timing Preliminary W91030B 0 2nd byte data stop start ...
Page 20
... DCLK DATA 1)th byte data Notes: 1. FDRN cleared to high by DCLK. 2. FDRN not cleared, low for maximum time (1/2 bit width). Figure 8-8. Serial Data Interface Timing of FSK Demodulation in Mode 1 Preliminary W91030B (N + 1)th byte data 1/f DCLK1 Nth byte data ...
Page 21
... The application circuit of the W91030B in Figure 9-1 shows the device being used within a typical CPE system. Note that only the circuit between the W91030B and the line interface is shown. The gain control op-amp is set to unity gain to allow the electrical characteristics to be met in this application circuit ...
Page 22
... Vz - Resistor must have 1% tolerance. Resistor may have 5% tolerance. Crystal is 3.579545MHz with 0.1% frequency tolerance. Figure 9-2. Application Circuit with Improved Common Mode Noise Immunity Microcontroller Interface The following table is the requirement of micorcontroller I/O pin to interface with the W91030B: CASE RNGON SLEEP ...
Page 23
... Case 6: If FDRN pin can not monitored by microcontroller and the microcontroller has no interrupt pin to use. In this case, the MODE pin must set low and the W91030B will drive DCLK pin. The microcontroller must track the timing of DCLK pin byte boundary if DCLK high for at least one bit width (1/1200 sec) ...
Page 24
... The W91030B may not be woken up at this ring signal after the FSK data has been processed the W91030B has been woken up at the 2nd ring, the microcontroller times out if FCDN is not activated and then puts the W91030B into a sleep condition. ...
Page 25
... CPE mutes handset & disables keypad CPE sends CAS ACK Mark Note 5 t ABS Note 100 500 Depends on data length - 25 - Preliminary W91030B CPE unmutes handset and enables keypad Message F G ... Note 4 ... Data Publication Release Date: March 2000 Revision A1 ...
Page 26
... FSKE pin must always placed in high state and the microcontroller must give up the FSK decoded data when the FSK signal is not expected. 4. The W91030B may not be woken up at this ring signal after the FSK data has been processed. Ch. Seizure Mark Message ...
Page 27
... CPE mutes handset & disables keypad CPE sends Alert Signal ACK Mark Note 6 t ABS Note 100 100 Preliminary W91030B CPE unmutes handset and enables keypad Message G H ... Note 5 ... Data Publication Release Date: March 2000 Revision A1 ...
Page 28
... TW/P & E/312 specifies that the AC and DC loads should be removed between 50 150 mS after the end of the FSK signal. The W91030B may also be placed in a sleep condition. 4. The W91030B may not be woken up at the first ring cycle after the FSK data had been processed. Preliminary W91030B Ch ...
Page 29
... B 0.060 1.47 1.52 1.63 0.058 0.064 1 c 0.008 0.010 0.014 0.20 0.25 0.36 D 1.250 1.260 31.75 32.00 E 0.610 15.24 15.49 0.590 0.600 14.99 E 13.84 13.97 14.10 0.545 0.550 0.555 1 e 0.090 0.100 0.110 2.29 2.54 2. 0.120 0.130 0.140 3.05 3.30 3.56 £ 0.630 0.670 16.00 16.51 17.02 A 0.650 S 0.085 2. Preliminary W91030B £\ A Publication Release Date: March 2000 Revision A1 ...
Page 30
... Control demensions are in milmeters. Dimension in mm Dimension in Inches SYMBOL MIN. MAX. MIN. MAX. 2.35 0.093 0.104 A 2.65 0.10 0.012 A1 0.30 0.004 0.33 0.51 0.013 0.020 b 0.23 0.32 0.009 0.013 c 7.40 0.291 0.299 E 7.60 15.20 15.60 0.598 D 0.614 e 1.27 BSC 0.050 BSC 10.65 H 10.00 0.394 0.419 E Y 0.004 0.10 0.40 1.27 0.016 0.050 Preliminary W91030B 0.25 GAUGE PLANE ...
Page 31
... No. 115, Sec. 3, Min-Sheng East Rd., Taipei, Taiwan TEL: 886-2-27190505 FAX: 886-2-27197502 Note: All data and specifications are subject to change without notice. Preliminary W91030B Winbond Electronics North America Corp. Winbond Memory Lab. Winbond Microelectronics Corp. Winbond Systems Lab. 2727 N. First Street, San Jose, CA 95134, U ...