21285-AB

Manufacturer Part Number21285-AB
DescriptionMicroprocessor, 21285 Core Logic For SA-110 Microprocessor
ManufacturerIntel Corporation
21285-AB datasheet
 


Specifications of 21285-AB

CaseBGADc99+/00+
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
Page 41/159:

Unsupported PCI Cycles As Target

Download datasheet (780Kb)Embed
PrevNext
Note: Some master devices, such as Intel Semiconductor’s 21150, 21152, 21153, and 21154 PCI-to-PCI
Bridge chips, discard a transaction after 2
implies that the SA-110 should set the initialize complete bit before that time.
The following sections describe the target response of the 21285 to various PCI cycles.
3.2.1

Unsupported PCI Cycles As Target

The following PCI transactions are not supported by the 21285 as a target:
I/O write to SDRAM
I/O read to SDRAM
I/O write to ROM
I/O read to ROM
Type 1 configuration write
Type 1 configuration read
Special cycle
IACK cycle
Dual-address cycle
The following commands are aliased:
Memory write and invalidate to memory write
Memory read line and memory read multiple to memory read for CSR and ROM address space
only (that is, not SDRAM space)
3.2.2
Memory Write to SDRAM
PCI memory write to SDRAM occurs if the PCI address matches the SDRAM base address register
(at offset 18h) or the CSR base address register (at offset 10h with an offset greater than FFFh), and
the PCI command is either a memory write or a memory write and invalidate.
The PCI memory write data is collected in the Inbound FIFO and written to SDRAM at a later
time. The 21285 requests the SDRAM at the end of each eight Dword boundary of the PCI burst
(or at the end of the burst).
If PCI address bits [1:0] are not 00 (that is, not linear increment mode), and the master attempts to
continue the burst past the first Dword, the 21285 signals a target disconnect.
The PCI address is mapped down to local address 0 and then mapped up by the offset (see
Figure
3-2).
21285 Core Logic for SA-110 Datasheet
24
retries. This takes approximately 1.9 seconds, which
Transactions
3-7