V3021 EM Microelectronic - MARIN SA, V3021 Datasheet
V3021
Available stocks
Related parts for V3021
V3021 Summary of contents
Page 1
... R Ultra Low Power 1-Bit 32 kHz RTC Description The V3021 is a low power CMOS real time clock. Data is transmitted serially as 4 address bits and 8 data bits, over one line of a standard parallel data bus. The device is accessed by chip select ( CS ) with read and write control timing provided by either RD and WR pulse (Intel CPU with advanced R/ W (Motorola CPU) ...
Page 2
... CS high, and address 0, bit 0, low TS V STA +25° +25°C OUT A T STA ∆ f/f 1.5 ≤ V ≤ 5.5V +25° high, addr.0, bit 0, high ONF I/O 2 V3021 Symbol Min Typ T - 2.0 5.0 DD 100 1) f 32.768 Min Typ Max 0.8 1.8 DD 1.3 ...
Page 3
... +25°C OUT A R -40°C ≤ T ≤ +85° +125°C (note 1) STA A ∆ f/f 2.0 ≤ V ≤ 5.5V +25° high, addr.0, bit 0, high ONF I/O 3 V3021 Min Typ Max 4.9 DD 8.3 DD 300 1.0 3.5 0.4 2.4 0.1 1 0.1 1 2.0 0.006 0.3 0 Table 3 ex www ...
Page 4
... R The V3021 will run slightly too fast, in order to allow the user to adjust the frequency, depending on the mean operating temperature. This is made since the crystal adjustment can only work by lowering the frequency with an added capacitor between XO and V Typical Frequency on I/O Pin Typical drift for ideal 32'768 Hz quartz Quartz Characteristics Copyright © ...
Page 5
... ACC LOAD t 500 ADW t 200 WC in ns; where C (external parasitic capacitance EXT 5 V3021 Max. Min. Typ. Max. V ≥ 5.0V ±10 180 50 60 100 200 10 200 200 10 200 100 Max ...
Page 6
... Timing Waveforms Read Timing for Intel ( RD and WR Pulse) and Motorola ( DS (or RD pin tied and Write Timing for Intel ( RD and WR Pulse) Write Timing for Motorola ( DS (or RD pin tied and Copyright © 2005, EM Microelectronic-Marin SA 6 www.emmicroelectronic.com V3021 Fig. 5a Fig. 5b Fig. 5c ...
Page 7
... Read Data Cycle for Intel ( RD and WR Pulse) Read Data Cycle for Motorola ( DS (or RD pin tied and Write Data Cycle for Intel ( RD and WR Pulse) Write Data Cycle for Motorola ( DS (or RD pin tied and Copyright © 2005, EM Microelectronic-Marin SA 7 www.emmicroelectronic.com V3021 Fig. 6a Fig. 6b Fig. 6c Fig. 6d ...
Page 8
... R Address Command Cycle for Intel ( RD and WR Pulse) Block Diagram Copyright © 2005, EM Microelectronic-Marin SA Address Command Cycle for Motorola ( DS (or RD pin tied and Fig V3021 Fig. 6f Fig. 7 www.emmicroelectronic.com ...
Page 9
... Write Data Cycle A write data cycle commences by writing the 4 RAM address bits (A3, A2, A1 and A0) to the V3021. The LSB, A0, is transmitted first (see Fig. 8c and 8d). microprocessor writes to the V3021 will write the new RAM data. The LSB, D0, is loaded first. The write data ...
Page 10
... Table 7b -year, or -week. In this application it is necessary to poll the V3021 at least once every time interval used as it does not generate an interrupt. Upon executing a Copy _RAM_to_clock command, the time and date status bits in the RAM are cleared. to expect ...
Page 11
... December, then Test From the various test features added to the V3021 some may be activated by the user. Table 7a shows the test mode b its. Table 8 shows the 3 available test modes and how they can be activated. Test mode 0 is activated by setting bit 2, address 0, and causes all time keeping to be accelerated by 32 ...
Page 12
... In common with all serial peripherals, the serial data sequences are not re-entrant, thus a high priority interrupt, or another software task, should not attempt to access the V3021 already in the middle of a cycle. A semaphore (software flag) on access would allow the V3021 to be shared with other software tasks or interrupt routines ...
Page 13
... V3021 Interfaced with Intel CPU (RD/WR Pulse) V3021 Interfaced with Motorola CPU (Advanced R/W) 3 Wire Serial Interface 1) With strobe low bits are written to the V3021, and with strobe high bits are read from the V3021 2) For serial ports with byte transfer only, an address command cycle should be combined with every data cycle to give 8 address bits and 8 data bits ...
Page 14
... A1 0.10 B 0.33 C 0. 5.80 L 0.40 14 V3021 * Use Schottky barrier diodes. The BAT85 has a typical V of 250 mA. F The reverse current is typically 200 The reverse, recovery time is 5 ns. For surface mount applications use Philips BAT17 in SOT other ...
Page 15
... Copyright © 2005, EM Microelectronic-Marin SA Package Delivery Form 8-pin SOIC Tape & Reel 8-pin SOIC Stick 8-pin plastic DIP Stick 8-pin SOIC Tape & Reel 8-pin SOIC Stick 8-pin plastic DIP Stick 15 V3021 Package Marking V3021 EM% ## V3021 EM% ## V3021 V3021 EM%X## V3021 EM%X## V3021 X © EM Microelectronic-Marin SA, 03/05, Rev. O www.emmicroelectronic.com ...