VT82C686B

Manufacturer Part NumberVT82C686B
ManufacturerETC-unknow
VT82C686B datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
Page 91
92
Page 92
93
Page 93
94
Page 94
95
Page 95
96
Page 96
97
Page 97
98
Page 98
99
Page 99
100
Page 100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
Page 100/128:

Generic Power Management Registers

Download datasheet (2Mb)Embed
PrevNext
7HFKQRORJLHV ,QF

Generic Power Management Registers

I/O Offset 29-28 - Global Status .................................... RWC
GPIO Range 1 Access Status (GR1_STS) ...... def=0
15
14
GPIO Range 0 Access Status (GR0_STS) ...... def=0
GP3 Timer Timeout Status (G3TO_STS) ...... def=0
13
12
GP2 Timer Timeout Status (G2TO_STS) ...... def=0
SERIRQ SMI Status (SSMI_STS).................. def=0
11
10
SLP Ena (Rx5[5]) Wr SMI Status (SE_STS). def=0
........................................ always reads 0
9
Reserved
8
PCKRUN# Resume Status (PRRSM_STS).... def=0
This bit is set when PCI bus peripherals wake up the
system by asserting PCKRUN#
7
Primary IRQ Resume Status (PIRSM_STS) . def=0
This bit is set at the occurrence of primary IRQs as
defined in Rx45-44 of PCI configuration space
6
Software SMI Status (SW_SMI_STS)............ def=0
This bit is set when the SMI_CMD port (offset 2F) is
written.
5
BIOS Status (BIOS_STS) ................................ def=0
This bit is set when the GBL_RLS bit is set to one
(typically by the ACPI software to release control of
the SCI/SMI lock). When this bit is reset (by writing
a one to this bit position) the GBL_RLS bit is reset at
the same time by hardware.
4
Legacy USB Status (LEG_USB_STS) ............ def=0
This bit is set when a legacy USB event occurs.
3
GP1 Timer Time Out Status (GP1TO_STS).. def=0
This bit is set when the GP1 timer times out.
2
GP0 Timer Time Out Status (GP0TO_STS).. def=0
This bit is set when the GP0 timer times out.
1
Secondary
Event
Timer
(STTO_STS) ..................................................... def=0
This bit is set when the secondary event timer times
out.
0
Primary Activity Status (PACT_STS)............ def=0
This bit is set at the occurrence of any enabled
primary system activity (see the Primary Activity
Detect Status register at offset 30h and the Primary
Activity Detect Enable register at offset 34h). After
checking this bit, software can check the status bits in
the Primary Activity Detect Status register at offset
30h to identify the specific source of the primary
event. Note that setting this bit can be enabled to
reload the GP0 timer (see bit-0 of the GP Timer
Reload Enable register at offset 38).
Note that SMI can be generated based on the setting of any of
the above bits (see the offset 2Ah Global Enable register bit
descriptions in the right hand column of this page).
The bits in this register are set by hardware only and can only
be cleared by writing a one to the desired bit position.
Revision 1.71 June 9, 2000
I/O Offset 2B-2A - Global Enable ................................... RW
GPIO Range 1 SMI Enable (GR1_EN) ..........def=0
15
14
GPIO Range 0 SMI Enable (GR0_EN) ..........def=0
13
GP3 Timer Timeout SMI Enable (G3TO_EN)def=0
12
GP2 Timer Timeout SMI Enable (G2TO_EN)def=0
SERIRQ SMI Enable (SSMI_EN) ..................def=0
11
10
SERIRQ SMI Enable (SE_EN) .......................def=0
9
Reserved
8
PCKRUN# Resume Enable (PRRSM_EN) ....def=0
This bit may be set to trigger an SMI to be generated
when the PRRSM_STS bit is set.
7
Primary IRQ Resume Enable (PIRSM_EN) ..def=0
This bit may be set to trigger an SMI to be generated
when the PIRSM_STS bit is set.
6
SMI on Software SMI (SW_SMI_EN) ...........def=0
This bit may be set to trigger an SMI to be generated
when the SW_SMI_STS bit is set.
5
SMI on BIOS Status (BIOS_EN) ....................def=0
This bit may be set to trigger an SMI to be generated
when the BIOS_STS bit is set.
4
SMI on Legacy USB (LEG_USB_EN) ............def=0
This bit may be set to trigger an SMI to be generated
when the LEG_USB_STS bit is set.
3
SMI on GP1 Timer Time Out (GP1TO_EN) .def=0
This bit may be set to trigger an SMI to be generated
when the GP1TO_STS bit is set.
2
SMI on GP0 Timer Time Out (GP0TO_EN) .def=0
This bit may be set to trigger an SMI to be generated
when the GP0TO_STS bit is set.
Time
Out
Status
1
SMI on Secondary Event Timer Time Out
(STTO_EN) ......................................................def=0
This bit may be set to trigger an SMI to be generated
when the STTO_STS bit is set.
0
SMI on Primary Activity (PACT_EN) ...........def=0
This bit may be set to trigger an SMI to be generated
when the PACT_STS bit is set.
-94-
VT82C686B
........................................always reads 0
Power Management I/O-Space Registers