VT82C686B

Manufacturer Part NumberVT82C686B
ManufacturerETC-unknow
VT82C686B datasheet
 
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
Page 15/128:

Pin Descriptions

Download datasheet (2Mb)Embed
PrevNext
7HFKQRORJLHV ,QF

Pin Descriptions

Signal Name
Pin #
I/O
AD[31:0]
(see pin list)
IO
C/BE[3:0]#
C19, F17,
IO
G20, J19
FRAME#
F18
IO
IRDY#
F19
IO
TRDY#
F20
IO
G17
IO
STOP#
DEVSEL#
G16
IO
PAR
G19
IO
G18
I
SERR#
IDSEL
C20
I
A16, D17,
I
PIRQA-D#
C17, B17
PREQ#
L18
O
PGNT#
L19
I
E16
I
PCLK
PCKRUN#
W12
IO
B16
O
PCIRST#
Revision 1.71 June 9, 2000
Table 1. Pin Descriptions
PCI Bus Interface
Signal Description
Address/Data Bus. The standard PCI address and data lines. The address is driven with
FRAME# assertion and data is driven or received in following cycles.
Command/Byte Enable. The command is driven with FRAME# assertion. Byte enables
corresponding to supplied or requested data are driven on following clocks.
Frame. Assertion indicates the address phase of a PCI transfer. Negation indicates that
one more data transfer is desired by the cycle initiator.
Initiator Ready. Asserted when the initiator is ready for data transfer.
Target Ready. Asserted when the target is ready for data transfer.
Stop. Asserted by the target to request the master to stop the current transaction.
Device Select. The VT82C686B asserts this signal to claim PCI transactions through
positive or subtractive decoding.
VT82C686B-initiated transaction and is also sampled when decoding whether to
subtractively decode the cycle.
Parity. A single parity bit is provided over AD[31:0] and C/BE[3:0]#.
System Error. SERR# can be pulsed active by any PCI device that detects a system error
condition.
Upon sampling SERR# active, the VT82C686B can be programmed to
generate an NMI to the CPU.
Initialization Device Select. IDSEL is used as a chip select during configuration read and
write cycles. Connect this pin to AD18 using a 100
PCI Interrupt Request. These pins are typically connected to the PCI bus INTA#-
INTD# pins as follows:
PIRQA#
PIRQB#
PCI Slot 1
INTA#
INTB#
PCI Slot 2
INTB#
INTC#
PCI Slot 3
INTC#
INTD#
PCI Slot 4
INTD#
INTA#
PCI Request. This signal goes to the North Bridge to request the PCI bus.
PCI Grant. This signal is driven by the North Bridge to grant PCI access to the
VT82C686B.
PCI Clock. PCLK provides timing for all transactions on the PCI Bus.
PCI Bus Clock Run. This signal indicates whether the PCI clock is or will be stopped
(high) or running (low). The VT82C686B drives this signal low when the PCI clock is
running (default on reset) and releases it when it stops the PCI clock. External devices
may assert this signal low to request that the PCI clock be restarted or prevent it from
stopping. Connect this pin to ground using a 100
Refer to the “PCI Mobile Design Guide” and the VIA “Apollo MVP4 Design Guide” for
more details.
PCI Reset. Active low reset signal for the PCI bus. The VT82C686B will assert this pin
during power-up or from the control register.
-9-
As an input, DEVSEL# indicates the response to a
resistor.
PIRQC#
PIRQD#
INTC#
INTD#
INTD#
INTA#
INTA#
INTB#
INTB#
INTC#
resistor if the function is not used.
VT82C686B
Pinouts