VT82C686B

Manufacturer Part NumberVT82C686B
ManufacturerETC-unknow
VT82C686B datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
85
Page 85
86
Page 86
87
Page 87
88
Page 88
89
Page 89
90
Page 90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
Page 82/128:

USB-Specific Configuration Registers

Download datasheet (2Mb)Embed
PrevNext
7HFKQRORJLHV ,QF

USB-Specific Configuration Registers

Offset 40 - Miscellaneous Control 1 ................................. RW
7
PCI Memory Command Option
0
Support Memory-Read-Line, Memory-Read-
Multiple, & Memory-Write-&-Invalidate.... def
1
Only support Mem Read, Mem Write Cmds
6
Babble Option
0
Automatically disable babbled port when EOF
babble occurs..........................................default
1
Don’t disable babbled port
5
PCI Parity Check Option
0
Disable PERR# generation.....................default
1
Enable parity check and PERR# generation
4
Frame Interval Select
0
1 ms frame..............................................default
1
0.1 ms frame
3
USB Data Length Option
0
Support TD length up to 1280................default
1
Support TD length up to 1023
2
USB Power Management
0
Disable USB power management...........default
1
Enable USB power management
1
DMA Option
0
8 DW burst access with better FIFO latency def
1
16 DW burst access (original performance)
0
PCI Wait States
0
Zero wait ................................................default
1
One wait
Revision 1.71 June 9, 2000
Offset 41 - Miscellaneous Control 2 ................................ RW
7
USB 1.1 Improvement for EOP
0
USB Specification 1.1 Compliant.......... default
If a bit stuffing error occurs before EOP, the
receiver will accept the packet
1
USB Specification 1.0 Compliant
If a bit stuffing error occurs before EOP, the
receiver will ignore the packet
6-5
Reserved (Do Not Program) ....................default = 0
4
Hold PCI Request for Successive Accesses
0
Disable
1
Enable .................................................... default
Setting this bit to “enable” causes the system to treat
the USB request as higher priority
3
Frame Counter Test Mode
0
Disable................................................... default
1
Enable
2
Trap Option
0
Set trap 60/64 status bits only when trap 60/64
enable bits are set. ................................. default
1
Set trap 60/64 status bits without checking
enable bits
1
A20gate Pass Through Option
0
Pass through A20GATE command sequence
defined in UHCI .................................... default
1
Don’t pass through Write I/O port 64 (ff)
0
USB IRQ Test Mode
0
Normal Operation .................................. default
1
Generate USB IRQ
-76-
Function 2 Registers - USB Controller Ports 0-1
VT82C686B