VT82C686B

Manufacturer Part NumberVT82C686B
ManufacturerETC-unknow
VT82C686B datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
85
Page 85
86
Page 86
87
Page 87
88
Page 88
89
Page 89
90
Page 90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
Page 90/128

Download datasheet (2Mb)Embed
PrevNext
7HFKQRORJLHV ,QF
Offset 4B-48 – Power Management I/O Base ................. RW
31-16 Reserved
........................................ always reads 0
15-7 Power Management I/O Register Base Address.
Port Address for the base of the 128-byte Power
Management I/O Register block, corresponding to
AD[15:7]. The "I/O Space" bit at offset 41 bit-7
enables access to this register block. The definitions
of the registers in the Power Management I/O
Register Block are included in the following section
this document.
6-0
0000001b
Offset 4C – Host Bus Power Management Control ........ RW
7-4
Thermal Duty Cycle (THM_DTY)
This 4-bit field determines the duty cycle of the
STPCLK# signal when the THRM# pin is asserted
low. The field is decoded as follows:
0000 Reserved.................................................default
0001 0-6.25%
0010 6.25-12.50%
0011 18.75-25.00%
0100 31.25-37.50%
0101 37.50-43.75%
0110 43.75-50.00%
0111 50.00-56.25%
1000 56.25-62.50%
1001 62.50-68.75%
1010 68.75-75.00%
1011 75.00-87.50%
1100 75.00-81.25%
1101 81.25-87.50%
1110 87.50-93.75%
1111 93.75-100%
3
THRM Enable
0
Disable ...................................................default
1
Enable
2
Frame Input as Resume Event in C3
0
Disable ...................................................default
1
Enable
1
Reserved
........................................ always reads 0
0
CPU Stop Grant Cycle Select
0
From Halt and Stop Grant Cycle ............default
1
From Stop Grant Cycle
This bit is combined with I/O space Rx2C[3] for
controlling the start of CPUSTP# assertion during
system suspend mode:
Rx2C[3]
Rx4C[0]
Function 4
Function 4
I/O Space
Cfg Space
0
x
1
0
1
1
Revision 1.71 June 9, 2000
Offset 4D – Throttle / Clock Stop Control ...................... RW
7
6-5
4
3
2
1
0
CPUSTP# Assertion
Immediate
Wait for CPU Halt
/ Stop Grant cycle
Wait for CPU
Stop Grant cycle
-84-
Function 4 Regs - Power Management, SMBus and HWM
Throttle Timer Reset ......................................def = 0
Throttle Timer
0x 4-Bit .................................................... default
10 3-Bit
11 2-Bit
Fast Clock (7.5us) as Throttle Timer Tick
0
Disable................................................... default
1
Enable
SMI Level Output (Low)
0
Disable................................................... default
1
Enable (set this bit for socket-370 coppermine)
Internal Clock Stop for PCI Idle
0
Disable................................................... default
1
Enable
Internal Clock Stop During C3
0
Disable................................................... default
1
Enable
Internal Clock Stop During Suspend
0
Disable................................................... default
1
Enable
VT82C686B